Fact Sheet

Military Semiconductor Products

SMJ320C6203GLPM20 / 5962-0051001QXA SGUV002A-April 2002

1600 MIPS 16-BIT FIXED POINT DSP (DIGITAL SIGNAL PROCESSOR)

HIGHLIGHTS

The SMJ320C6203 DSP is a member of the SMJ320C62x fixed-point DSP family in the SMJ320C6000 platform. The C6203 device is based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

Operating over the full military temperature range (-55°C to 125°C) at 200 MHz, the C6203 is the highest performance, fixed-point, QML-processed DSP available. It can achieve 1600 MIPS (Million Fixed-Point Instructions per Second) peak performance. This DSP is available in a 27 x 27 mm, 429-ball, Ceramic Dimpled Ball Grid Array (CBGA) package.

The C6203 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6203 can execute two multiply-accumulates (MACs) per cycle. This gives a total of 350 million MACs per second (MMACS) for the military C6203 device. The C6203 DSP includes application-specific hardware logic, on-chip memory and additional on-chip peripherals. The C62x[™] family of DSPs include high density on-chip memory, with the C6203 device offering the most memory at 7 Mbits.

Every one of the high-performance DSPs within the SMJ320C6000 DSP platform are fully software compatible to allow you to start designing today with an assured road map to enhanced performance.

KEY FEATURES/BENEFITS

- Highest Performance Fixed-Point Digital Signal Processor (DSP) SMJ320C6203
 - > 5.0-ns Instruction Cycle Time
 - 200-MHz Clock Rate
 - Eight 32-bit Instructions/Cycle
 - ➤ 1600 MIPS, 350 MMACS across the full military temperature range (-55°C to 125°C)
- VelociTI™ Advanced Very Long Instruction Word (VLIW) C62x™ CPU Core
 - Eight Highly Independent Functional Units:
 - Six ALUs (32-/40-bit)
 - Two 16-Bit Multipliers (32-bit Result)
 - Load-Store Architecture with 32 32-bit General-Purpose Registers
 - > Instruction Packing Reduces Code Size
 - > All Instructions are Conditional
- Instruction Set Features
 - Byte-Addressable (8-, 16-, 32-bit Data)
 - 32-bit Address Range
 - > 8-bit Overflow Protection
 - Saturation
 - Bit-Field Extract, Set, Clear
 - > Bit-Counting
 - Normalization
- 7M-bit of On-Chip SRAM



KEY FEATURES/BENEFITS (continued)

- 32-bit External Memory Interface (EMIF)
 - ➤ Glueless Interface to Synchronous Memories: SDRAM or SBSRAM
 - ➤ Glueless Interface to Asynchronous Memories: SRAM, EPROM, and EEPROM
- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller with an Auxiliary Channel
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- 32-bit Expansion Bus
 - ➤ Glueless/Low-Glue Interface to Popular PCI Bridge Chips
 - ➤ Glueless/Low-Glue Interface to Popular Synchronous or Asynchronous Microprocessor Buses
 - Master/Slave Functionality
 - ➤ Glueless Interface to Synchronous FIFOs and Asynchronous Peripherals
- Multichannel Buffered Serial Ports (McBSPs)
 - Direct Interface to T1/E1, MVIP, SCSA Framers
 - ST-Bus-Switching Compatible
 - ➤ Up to 256 Channels Each
 - ➤ AC97-Compatible
 - ➤ Serial-Peripheral Interface (SPI) Compatible™
- Two 32-Bit General-Purpose Timers
- IEEE-1149.1 (JTAG Standard-Test-Access Port and Boundary Scan Architecture) Boundary-Scan-Compatible

PROCESS/PERFORMANCE OPTIONS

Device	Package	Speed	DSCC SMD	Processing
SN00372GLG Available Now	372-ball C-BGA	N/A	N/A	CBGA Daisy- Chain Package Prototype
SMJ320C6203GLPM20 Available Now	429-ball C-BGA	200 MHz	5962-0051001QXA	-55°C to +125°C Full Military QML Processing
SM320C6203GLPM20 Available Now	429-ball C-BGA	200 MHz	N/A	-55°C to +125°C Extended Temp Processing

DIE SIZE

The die size of the C6203: 351 x 372 mils.

Bond pad opening: 76 microns Bond pad pitch: 160 microns

TECHNOLOGY

5-Level Metal CMOS Process Technology / 0.15 μm L-effective (0.18 μm drawn)

3.3-volt I/Os, 1.5-volt Internal ESD Level = 4,000 V, Class III



POWER DISSIPATION

The C6203 dissipates less than 1 W at 200 MHz (est.). The table below presents modeled package thermal characteristics data. The data can be used for approximating system thermal performance.

C6203 PACKAGE THERMAL CHARACTERISTICS

GLP = 429-ball C-DBGA Ceramic-Dimpled Ball Grid Array: A C-DBGA weighs 6.3 grams.

The following table and notes define the typical thermal characteristics for the ceramic GLP package. This data is useful for preliminary engineering evaluations.

PARAMETER	TYP	UNIT
$R_{\theta JA}$	14.47	°C/W
R _{θJMA} (airflow@150 fpm)	11.79	°C/W
R _{θJMA} (airflow@250 fpm)	11.09	°C/W
R _{θJMA} (airflow@500 fpm)	10.21	°C/W
R ₀ JC /1	7.34	°C/W
R _{eJC} /2	3.00	°C/W
$R_{ heta JB}$	6.20	°C/W

Typical GLP Package Thermal Characteristics

N	Otoc.
ıv	otes:

 $\begin{array}{lll} R_{\theta JA} & & & & & & & \\ R_{\theta JMA} & & & & & \\ R_{\theta JMA} & & & & & \\ R_{\theta JC} & /1 & & & \\ R_{\theta JC} & /2 & & \\ R_{\theta JC}$

 $R_{ heta JB}$ Junction-to-board thermal resistance: measured by soldering a thermocouple to one of the middle traces on the board at the edge of the package.

The above values were obtained by mounting the 429-GLP on a FR-4 board and testing per JESD-51-7, <u>High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages</u>. The board design connected all the GND balls directly to a GND plane, V_{DD} balls to a V_{DD} plane, and all the signals were routed on the top layer.

Key features of the thermal test board design are:

• Board material: FR-4

• Board design: 2S2P (double layer, double buried power plane)

Board thickness: 0.062 +/- 0.006 inches


Board dimensions: 4.0 x 4.5 inches
 Trace thickness: 0.0028 inches

Traces: 2 oz +/- 20% copper for signals and 1 oz +/- 10% copper for

V_{DD} and GND planes



C6203 PACKAGE INFORMATION





DESIGN-IN SUPPORT TI has the most extensive DSP application support

Product Information Center:
DSP Developer's Village:

DSP Hotline (Technical questions):

Third Parties URL: Military DSP Info: (972) 644-5580 (For general information, availability, etc.) http://dspvillage.ti.com/docs/dspvillagehome.jhtml
http://www.ti.com/sc/docs/general/dsp/third/index.htm
http://www.ti.com/sc/docs/products/military/processr/index.htm

Product Information Center


North America Europe Multilingual Technical Hotline Telephone # - 972-644-5580 (English) Fax # - 972-480-7800 Français: +33-(0)1-30 70 11 64 PIC - http://www.ti.com/sc/docs/pic/home.htm Enalish: +33-(0)1-30 70 11 65 Italiano: 800 79 11 37 (free phone) PIC E-mail - sc-infomaster@ti.com Deutsch: +49-(0)8161-80 33 11 Military Products - http://www.ti.com/sc/military epic@ti.com F-Mail: Distributor Listing -24 Hours FAXLINE +44 (0) 1604 66 33 34 http://www.ti.com/sc/docs/distmenu.htm



Daisy Chain packages are used to evaluate/measure the package to board assembly process. They allow designers to verify the reliability of the package-to-board interface over temp cycles, shocks, aging, etc.

Daisy Chain CBGA (p/n=SN00372GLG)

for Ceramic-BGA to board Evaluation only



B. This drawing is subject to change without notice

Use of Daisy Chain


- Internal to the D/C package, each Solderball is connected to one adjacent Pattern: 0-0 0-0 0-0 0-0 0-0
- The balls are linked to each other by a similar pattern on the D/C PCB evaluation board, thus forming one long chain connecting every solderball on the package. (PCB can also connect D/C package chain to another pkg.)

D/C Package Pattern: 0-0 0-0 0-0 0-0 0-0 0-0
PCB Board Pattern: 0-0=0 0=0 0=0 0=0 0
Resulting Pattern: 0-0=0-0=0-0=0-0=0-0
(One long Chain)

 Now, we can measure or monitor the <u>continuity</u> and <u>resistance</u> of all the D/C packages on an entire PCB (Every solderball of every package) by only two terminals.



The hermetic CBGA (GLP) package is used for production builds of the C6203 DSP.



C62x and VelociTI are trademarks of Texas Instruments. Serial-Peripheral Interface (SPI) Compatible is a trademark of Motorola Incorporated.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated