

# Military Semiconductor Products

SM320C80 / SMJ320C80 / 5962-9679101

SGYV006C - August 2000

# NOT RECOMMENDED FOR NEW DESIGNS

# Multi-DSP System-On-A-Chip Optimized for Image Processing

# HIGHLIGHTS

The SM320C80 is the highest performance military multiprocessor DSP available today. It is a multi-processor system on a single chip. The C80 is optimized for image processing and is also used in military applications as a fixed point and floating point engine. The C80 actually has four 32-bit fixed-point DSPs plus one 32-bit RISC processor with a built-in floating point unit designed and optimized to make real-time image processing a reality. Further chip integration includes 50k Bytes of fast SRAM connected to all five processors through a crossbar switching network, a Transfer Controller to manage data movement, two video controller functions and JTAG/boundary scan functions.

# **KEY FEATURES/BENEFITS**

- Available now in military temperature range and QML versions available
- 2+BOPS (more than 2,000,000,000 RISC-like Operations per second)
- 250 MIPS (250 Million Instructions Per Second)
- 100 MFLOP (100 Million Floating Point Instructions Per Second), IEEE-754
- 400 Mbyte/sec Burst I/O transfer rate through the 64-bit Data Bus
- 32-Bit Fixed-Point DSPs (There are four of these per chip.) (parallel ADSP)
- 32-Bit RISC Master Processor with IEEE-754 Floating Point Unit
- 50 KBytes of on-chip SRAM

**DESIGN-IN SUPPORT** 

- Transfer Controller for cache servicing and data I/O between external and internal SRAM
- Video controller with dual frame timers
- On-chip cache or data RAM is externally accessible via a dynamically sized 64-bit bus
- Extensive Crossbar switch network allows up to 15 on-chip SRAM memory accesses/cycle
- Direct seamless interface to DRAM, SDRAM, SRAM, and VRAM
- JTAG Emulation Interface component allows In-Circuit-Emulation and boundary scan paths via a JTAG/IEEE 1149.1 test access port

Product Information Center:	(972) 644-5580 (For general information, availability, etc.)
DSP Developer's Village:	dspvillage.ti.com/docs/dspvillagehome.jhtml
DSP Hotline (Technical questions):	www.ti.com/sc/docs/dsps/hotline/support.htm
Third Parties URL:	www.ti.com/sc/docs/general/dsp/third/index.htm
Military C80 DSP Info:	http://www.ti.com/sc/docs/products/military/processr/320c8x.htm

TI has the most extensive DSP application support

Trademarks are the property of their respective owners.



# PACKAGING

GF	305-pin C-PGA (Ceramic Pin Grid Array). This cavity down, heat slug up PGA				
	weighs 41.5 grams. $R_{\theta_{JC}} = 0.3^{\circ}C/W$ , $R_{\theta_{JA}} = 12.6^{\circ}C/W$				
HFH	320-lead ceramic quad flat pack with 0.5 mm lead pitch. This cavity up, heat slug				
	down package has a nonconductive tie bar (NCTB) with gold finish leads and weighs				
	27.1 grams and 32.3 grams with tie-bar. $R_{\theta_{JC}}$ = 1.13 °C/W, $R_{\theta_{JA}}$ = 26.2 °C/W				
R <sub>θJA</sub>	Thermal resistance of a package without a path for heat dissipation. This is				
	specified at a zero linear feet per minute air flow.				
$R_{\theta_{JC}}$	Thermal resistance of a package assuming an infinite path for heat dissipation.				

# **DIE SIZE** (Approximate)

525 x 582 mils

### TECHNOLOGY

0.5 micron triple level metal EPIC-III™ CMOS (50 MHz) (Vcc=3.3 V) ESD level: 4 kV

# POWER DISSIPATION

Typical: ~3.5 W Maximum: ~8.25 W

VDD x IDD(Max) measured while running non-typical worst case alternating checkerboard memory patterns.

### PROCESS/PERFORMANCE OPTIONS All are available now

Device	Package	Speed	DSCC SMD	Processing
SM320C80HFHM50	320-lead C-QFP (NCTB)	50 MHz	n/a	Mil Temperature Range
SMJ320C80HFHM50	320-lead C-QFP (NCTB)	50 MHz	5962-9679101QYC	Full Military QML Processing
SM320C80GFM50	305-pin C-PGA	50 MHz	n/a	Mil Temperature Range
SMJ320C80GFM50	305-pin C-PGA	50 MHz	5962-9679101QXA	Full Military QML Processing

# **TEST VECTORS**

The SM320C80 has ~4,000,000 test vectors. The actual test vectors are TI proprietary information.

# ARCHITECTURE

The SM320C80's high performance is achieved through the parallel operation of four 32-bit fixed point DSPs and the high performance 32-bit RISC processor. The processors are fed data from either 50 Kbytes of on-chip SRAM across a crossbar connection network or off-chip memory on a 64-bit data bus. All accesses are controlled by a transfer controller.

INTERNAL MEMORY25 blocks of 2K x 8 multi-ported SRAM. Each data block can be<br/>accessed by any Parallel ADSP.TRANSFER CONTROLLERAll memory accesses are made by the processor through the<br/>Transfer Controller TC). Data located in on-chip (memory is<br/>accessed across the crossbar through either a local or global bus.<br/>Off-chip accesses are made on the 64-bit data bus with a<br/>bandwidth of 400 Mbytes/sec.

<b>ARCHITECTURE</b> (continued	
VIDEO CONTROLLERS	Two regions allow the user to simultaneously work with 2 capture regions, 2 display regions, or 1 capture and 1 display region.
PARALLEL PROCESSORS	The Parallel Processors (ADSP) are 32-bit fixed-point DSPs that are optimized for fast pixel processing and DCT transforms used in compression algorithms. Optimizations include: splittable 16 x 16 multiplier, 3-input splittable ALU, ability to perform mixed Boolean and Arithmetic operations in same clock cycle.
NOMENCLATURE	

SMJ	320	C80	HFH	Μ	50
SMJ = QML Property	ocess	Device		Military (-55°C - 125°C)	Speed = 50 MHz
SM = Mil Temp	).				
	DSP Family		Package	HFH = Ceramic Quad Fla	at Pack
	-		-	GF = Ceramic Pin Grid	Array

# **TOOLS SUPPORT**

Part Number	Description			
TMDX3240680 C8x XDS510WS		S Emulator S/W/Debugger		
	(PC) XDS510 E	Emulator Card+Cable		
		10 Emulator S/W/Debugger		
TMDS00510WS	(SUN <sup>IIII</sup> ) ADS5	r/Cable		
10000002		/Cable		
TMDX3240080	Emulator Portin	ng Kit		
TMDX3260080	(PC) C8x Softw	are Development Board		
	The SDB has it	s own emulation s/w and hardware.		
	The XDS510 IS	SA card is NOT needed with the SDB.		
	XDS510 emula	tion S/W is NOT needed for the SDB.		
TMDX3248555-67 (SUN) C8x SPA C Compiler/Ass		ARC™ software tool set includes:		
		sembler/Linker, Simulator, Source Code examples		
	Register Alloca	tor & Code Compactor are available through TI Web Site		
	(PC) C8x softw	are tool set includes:		
-C. Compiler/As		sembler/Linker. Register Allocator & Code Compactor		
C80 Software or Ha	ardware Name	Detailed Description		
PP ALGEBRAIC ASSEMBLER		Converts assembly language to machine language.		
MP ASSEMBLER		Converts assembly language to machine language.		
PP LINKER		Combines object modules into a single executable object		
		file, performs relocation and resolves external references.		
MP LINKER		Combines object modules into a single executable object		
		file, performs relocation and resolves external references.		
PP C COMPILER		Translates C source code into PP assembly source code		
MP C COMPILER		Translates C source code into MP assembly source code.		
SIMULATOR		Software debugger tool that simulates the operation of the		
		320C80. Available for SUN SPARC Host only.		
More follows		(PP = Parallel Processor, MP = Master Processor)		



TOOLS SUPPORT (continued) XDS-510	Hardware controller card for in-system emulation. XL suffix denotes IBM™ PC compatible card. WS suffix denotes workstation compatible card.
C8x Software Development Board	PCI add-in card providing all necessary hardware and software to acquire audio and video and to develop, benchmark and debug C8x code.
CODE COMPACTOR	Software tool to help developer parallelize C80 code.
REGISTER ALLOCATOR	Software tool to help developer parallelize C80 code.

# **LITERATURE INFORMATION**

Hardware 'C80CD-ROM Complete User's Guide 'C80 Data Sheet 'C8x Product Bulletin / Brochure Master Processor User's Guide Parallel Processor User's Guide Video Controller User's Guide	Literature Number SPRC001B SGUS025 SPRT112B SPRU109A SPRU110A SPRU111A
Application Notes 320C80 to SDRAM Application Note 320C80 to DRAM Application Note Acoustic Echo Cancellation Algorithm on C80 320C80 Modified Goertzel Algo in DTMF Vector Maximum Benchmark Frame Buffer Application Report (VRAM) Modified Goertzel Algorithm in DTMF 320C8X Fundamental Graphic Algorithms Book The Fundamental Graphic Algorithms Book includes TMS320C80 3X3 Matrix Multiply TMS320C80 Draw Colored Trapezoid Com TMS320C8X PP Integer and FP Math	SPRA055 SPRA056 SPRA063 SPRA066 SPRA087 SPRA156 SPRA066 SPRA069 SPRA069
Development Tools C Source Debugger's User's Guide Code Generation Tools User's Guide Multitasking Executive User's Guide PC-Based Tools Product Bulletin The TMS320 Third-Party Support Reference Guide	SPRU107A SPRU108A SPRU112A SPRT123A SPRU052C

Designer Notebook Pages

www.ti.com/sc/docs/dsps/dnp/pdftoc.htm

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated