

Real World Analog Solutions for Your Processor Applications

ADC: Delta-Sigma, SAR vs. Pipeline ADCs –
When and Where to Use Them

Bonnie Baker
Senior Applications Engineer, DAP
bonnie@ti.com




Agenda

- What Are the Signal Frequencies
 - Analog classes of applications
 - Frequency ranges of ADCs
- Nuts and Bolts of Delta-Sigma Converters
 - $\Delta\Sigma$ converter core and auxiliary $\Delta\Sigma$ functions
 - Applications for the $\Delta\Sigma$ converter
- The SAR ADC
 - Input stage dynamics
 - Applications for the SAR converter
- The High-speed Pipeline Topology
 - Driving the capacitive input stage
 - Applications for the pipeline converter
- Conclusion

Minds in Motion

Real World vs. Bandwidth




Minds in Motion

ADC Architectures

- There are many different ADC architectures
 - Successive approximation (SAR)
 - Sigma delta ($\Sigma\Delta$)
 - Slope or dual slope
 - Pipeline
 - Flash ... as in quick, not memory
- Delta-sigma converters determine the digital world by:
 - Oversampling
 - Applying digital filtering
- SARs determine the digital world by:
 - Sampling the input signal
 - Using an iterative process
- Pipeline converters determine the digital world by:
 - Undersampling
 - With sample/gain algorithm topology
 - Multiple stages/larger cycle-latency


Minds in Motion

TI ADC Technologies




Minds in Motion


TI ADC Technologies




TI ADC Technologies



Where to Find Low Freq ADCs



Where to Find High Freq ADCs



Minds in Motion

Agenda

- What Are the Signal Frequencies
 - Analog classes of applications
 - Frequency ranges of ADCs
- Nuts and Bolts of Delta-Sigma Converters
 - $\Delta\Sigma$ converter core and auxiliary $\Delta\Sigma$ functions
 - Applications for the $\Delta\Sigma$ converter
- The SAR ADC
 - Input stage dynamics
 - Applications for the SAR converter
- The High-speed Pipeline Topology
 - Driving the capacitive input stage
 - Applications for the pipeline converter
- Conclusion

Minds in Motion

Nuts and Bolts of $\Delta\Sigma$ ADCs

- The system versus $\Delta\Sigma$ (delta-sigma)
- $\Delta\Sigma$ analog-to-digital converter core
 - Programmable gain amplifier (PGA)
 - Analog modulator
 - Digital filter
 - Decimation filter
- Other features and options
- Typical applications




Minds in Motion

Applications for $\Delta\Sigma$ Converters


- Signal Level: System Clock Range ~ 0.5 to 40 MHz
 - Has an internal digital low-pass filter
 - Uses an integrator
 - Accurate near DC
 - High resolution: Up to 24 bits
- Audio: System Clock Range ~ 20 to 40 MHz
 - Has an internal digital low-pass filter
 - Optimized noise performance
 - Optimized filter in audio frequency for flatness
- High Speed
 - Has an internal digital band-pass filter
 - Uses a band-pass topology instead of integrator

Minds in Motion

The $\Delta\Sigma$ ADC System




Delta-Sigma ADC Core




Minds in Motion

Programmable Gain Amp





Minds in Motion

Chopper-Stabilized




Programmable Gain Amplifier (PGA)





Minds in Motion

Delta-Sigma ADC Core




Minds in Motion


$\Delta\Sigma$ Modulator Time Domain



$\Delta\Sigma$ Modulator Frequency Domain




- The integrator serves as a **high-pass** filter to the noise.
- The result is noise shaping.




Minds in Motion

Delta-Sigma ADC Core




Minds in Motion

$\Delta\Sigma$ Modulator Frequency Domain





- The integrator serves as a **high-pass** filter to the noise.
- The result is noise shaping.



Minds in Motion


Digital Filter



Digital Filter Options


- FIR
- Sinc
- IIR
- Averaging

Sinc⁴ Digital Filter Response (ADS1232)




Minds in Motion

Decimation Filter



Digital Output



Minds in Motion

Other Analog Features and Options

Analog

- Features
 - Internal voltage or current reference(s)
 - AC excitation capable
 - DAC for TARE offset adjust
 - Transducer burn-out sensor
- Input Interface
 - Differential and/or multichannel Inputs
 - Buffer input
 - Negative input

Minds in Motion


Other Digital Features and Options

Digital


- Features
 - Single-cycle conversion (zero-cycle latency)
 - Programmable digital filter
 - Calibration: Offset, gain, self, system
 - Sleep mode, BOR, memory, digital latches
- Interface
 - Slave/master
 - Clock polarity
 - Daisy chain

Minds in Motion

Zero-Latency in MUX Applications



Zero Cycle Latency: ADS1258



Zero cycle latency =

- Zero latency
- Single cycle conversion
- Single cycle settling
- No latency

Minds in Motion

TI Del-sig Cycle latency

MULTIPLEXED

24-bit DELTA-SIGMA ADCS
fully settled after MUX switching

(optional mode
of operation)

	0-CYCLE LATENCY (1 st digital output)	1-CYCLE LATENCY (2 nd digital output)	2-CYCLE LATENCY (3 rd digital output)	3-CYCLE LATENCY (4 th digital output)	4-CYCLE LATENCY (5 th digital output)
MSC12xx ADS1216/7/8	X X	(X) (X)	(X) (X)		
ADS1224 ADS1226	X X				
ADS1232 ADS1234	X X			(X) (X)	
ADS1240 ADS1241	X X				
ADS1242 ADS1243	X X				
ADS1256 ADS1258	X X				(X) (X)

Agenda

- What Are the Signal Frequencies
 - Analog classes of applications
 - Frequency ranges of ADCs
- Nuts and Bolts of Delta-Sigma Converters
 - $\Delta\Sigma$ converter core and auxiliary $\Delta\Sigma$ functions
 - Applications for the $\Delta\Sigma$ converter
- The SAR ADC
 - Input stage dynamics
 - Applications for the SAR converter
- The High-speed Pipeline Topology
 - Driving the capacitive input stage
 - Applications for the pipeline converter
- Conclusion

Minds in Motion


The SAR ADC

- Most serial ADCs are SARs or Del-Sigs.
- SARs are best for general-purpose apps.
 - Data loggers
 - Temp sensors
 - Bridge sensors
 - General purpose
- In the market SARs:
 - Can be 8 to 18 bits of resolution
 - Speed range: >10 ksps to < 5 Msps
- SARs found as
 - Standalone
 - Peripheral in microcontrollers, processors




Minds in Motion

The SAR ADC System




SAR Converter: Block Diagram




Minds in Motion

SAR Conversion Concept



Minds in Motion

ADC Input Impedance




- Input internal impedance is relatively low.
- A high-impedance source increases sample cap charging time.
- Rise time of voltage on


$$C_{SW} \sim (R_S + R_{SAMP}) * C_{SW}$$

Minds in Motion


Sample Cap Charging Time



Driving SAR Converters




Load Cell Application



Minds in Motion

Touch-screen Controller



Agenda

- What Are the Signal Frequencies
 - Analog classes of applications
 - Frequency ranges of ADCs
- Nuts and Bolts of Delta-Sigma Converters
 - $\Delta\Sigma$ converter core and auxiliary $\Delta\Sigma$ functions
 - Applications for the $\Delta\Sigma$ converter
- The SAR ADC
 - Input stage dynamics
 - Applications for the SAR converter
- The High-speed Pipeline Topology
 - Driving the capacitive input stage
 - Applications for the pipeline converter
- Conclusion


Minds in Motion

High Speed: Pipeline Topology

- Pipeline converters fit high-speed applications (5 MHz to 100+MHz).
- Applications where you typically find pipeline converters are:
 - Test and measurement instrumentation
 - Medical imaging
 - Radar systems
 - Data acquisition

Minds in Motion

System



Signal Conditioning
Band-pass Filtering
Gain to Match FSR of A/D
SE to Diff Conversion
DC-level Shifting

Conversion
Digitization
Mixing (alias)

Digital Processing
Frequency Translation
Decimation
Processing Gain (SNR)

DSP

Analog

Digital

Minds in Motion

What's the Application/EE ?

Time Domain

- Imaging (CCD)
 - Camcorders
 - Digital cameras
 - Scanners
 - RGB/comp. video
 - Test instrumentation
 - Medical
- Important Specs
 - SNR
 - Slew-rate/ tset
 - DNL
 - DC-accuracy/drift

Frequency Domain


- Communications
 - Set-top boxes
 - Cable modems
 - Base stations
 - IF digitizers
 - GPS
 - Frequency synthesizers
- Important Specs
 - SFDR
 - ENOB
 - Analog input bandwidth
 - Jitter

Minds in Motion

ADC Interface Solutions


Principle Configuration Choices

Single-Ended Input (SE)



Requires full input swing from $+fs$ to $-fs$.
 2x the swing compared to differential.
 Input signal at IN typically requires a common-mode voltage for bias.
 Input $\overline{\text{IN}}$ also requires a V_{cm} for correct DC-bias.

Differential Input (DE)



Combined differential inputs result in full-scale input of $+fs$ to $-fs$.
 Each input only requires 0.5x the swing compared to single-ended.
 Both inputs require a V_{cm} for correct DC-bias.



Minds in Motion

SE vs. DE Issues


- *Single-ended Inputs (SEs)*
 - Degraded dynamic performance (larger FSR).
 - Common-mode voltage and op amp headroom may limit use for DC-coupling.
 - Best suited for **time-domain** applications.
- *Differential (DE)*
 - Optimized performance due to lower FSR, reduction of even-order and common-mode components.
 - Best for higher input frequencies (IFs).
 - More complex driver circuitry (consider diff-amps).
 - Best suited for **frequency-domain** applications.

Minds in Motion

HS-ADC Simplified Input Circuit



Input Clock




Internal Clock, non-overlapping

- Requires minimum clock frequency

Minds in Motion

Driving Capacitive Input ADCs




- Due to Op amp's finite (R_O) output impedance, V_{OUT} will drop momentarily when cap load is switched.
- As the output recovers, ringing may occur, which results in increased settling time.
- Use external R: Isolates op amp output from capacitive load and improves settling.

Minds in Motion


SE: Interface

Single-ended, AC-coupled driver for single supply operation



Minds in Motion

Differential ADC Driver




Ideal Baseband Driver Solution

- No transformer
- VCM matched to ADC
- Good even-order harmonic rejection
- Easily configured for gain and low-pass filter

Minds in Motion

Ultra-Sound Receive Chain



Minds in Motion

Conclusion

Delta-sigma, SAR, Pipeline ADCs

- Commonalities
 - Input stage
 - Input driving amplifier
- Differences
 - Sampling frequencies
- Appropriate Applications
 - Delta-Sigma: DC up to 30 ksp/s
 - SAR: 10 ksp/s up to 5 Msp/s
 - Pipeline: 1 Msp/s up to 500 Msp/s

Minds in Motion

Real World Analog Solutions for Your Processor Applications

ADC: Delta-Sigma, SAR vs. Pipeline ADCs –
When and Where to Use Them

Bonnie Baker
Senior Applications Engineer, DAP
bonnie@ti.com

