

www.ti.com

H.264 Baseline Profile Encoder (v1.20) on DM6446

FEATURES

- eXpressDSP™ Algorithm Interface Standard (XDAIS) compliant
- eXpressDSP Digital Media (XDM) interface compliant
- Validated on the DM6446 EVM
- H.264 baseline profile up to level 3 supported
- Quarter-pel interpolation for motion estimation supported
- In-loop filtering which can be switched off for whole picture and slice boundaries supported
- User controllable multiple slices per picture supported
- Error robustness features such as intra slice insertion in inter frames, adaptive intra refresh, constrained intra prediction, and forcefully encoding any frame as I-Frame supported
- User controllable quantization paramter range supported
- Unrestricted motion vector search which allows motion vectors to be outside the frame boundary supported
- Image width and height which are non multiples of 16 supported
- TI proprietary rate control algorithms supported
- Arbitrary resolutions up to PAL D1 (720x576), including standard image sizes such as SQCIF, QCIF, CIF, QVGA, and VGA supported
- User configurable group of pictures (GOP) length supported
- User configurable parameters such as pic_order_cnt_type, log2_max_frame_num_minus4, and chroma_qp_index_offset supported

- YUV422 interleaved and YUV420 planar color sub-sampling formats supported
- Controls the balance between encoder speed and quality by using the user definable motion estimation settings and encoding Preset option
- Different methods of AIR (Adaptive Intra Refresh) like cyclic intra macro blocks, and cyclic intra slices supported
- Intra4x4 modes in I and P slices supported
- Run time changes in bit-rate, frame rate, and resolution supported
- Access to motion vector and SAD information for all the macro blocks supported
- Call back function to get bit-stream at NAL unit level supported
- Arbitrary slice ordering and flexible macro block ordering supported
- Byte stream format and NAL stream format supported
- Constrained intra prediction supported
- Constraint to keep macro block bits within 3200 bits as per the standard not supported

DESCRIPTION

H.264 is the latest video compression standard from the ITU-T Video Coding Experts Group and the ISO/IEC Moving Picture Experts Group. The H.264 Encoder is validated on the DM6446 EVM with Code Composer Studio version 3.3.24.1 and code generation tools version 6.0.7.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

eXpressDSP is a trademark of Texas Instruments.

Performance Summary

This section describes performance of the H.264 baseline profile encoder.

Table 1. Configuration Table

CONFIGURATION	ID
H.264 base profile levels 1, 1.b, 1.1, 1.2, 1.3, 2, 2.1, 2.2, and 3	H264_ENC_001

Table 2. Cycles Information - Profiled on DM6446 EVM with Code Generation Tools Version 6.0.7

	PERFORMANCE STATISTICS (MEGA CYCLES PER SECOND) ⁽¹⁾					
CONFIGURATION ID	TEST DESCRIPTION ⁽²⁾	AVERAGE ⁽³⁾	PEAK ⁽⁴⁾			
H264_ENC_001	ti_commercial_720x576.yuv, YUV420/PAL D1 @ 4 mbps with 1 MV, QPI, LPF, UMV-enabled, high quality preset, 100 frames	574	624			
	Tennis.yuv, YUV420/704x480 @ 3 mbps with 1 MV, QPI, LPF, UMV-enabled, high quality preset, 100 frames	553	634			
	Tennis.yuv, YUV420/704x480 @ 3 mbps with high speed preset, 100 frames	382	445			
	mobile.yuv, YUV420/352x288 @ 768 kbps @ 30 fps with 1 MV, QPI, LPF, UMV, high quality preset, 100 frames	168	184			
	mobile.yuv, YUV422/352x288 @ 768 kbps @ 30 fps with 1 MV, QPI, LPF, UMV, high quality preset, 100 frames	173	189			

(1) Measured with program memory, stack, and I/O buffers in external memory with cache configuration: 32K-bytes L1P program cache, 64K-bytes L1D data memory and 16K-bytes L1D data cache, 64K-bytes L2 cache, and 32-bit DDR @ 162 MHz, CPU @ 594 MHz and only used by encoder

- (2) The intra periodicity is ZERO, which means single I frame and all other P frames. Rate Control used is IVIDEO_LOW_DELAY
- (3) Based on average number of cycles per frame @ 30 fps, PAL D1 is quoted @ 25 fps
- (4) Based on worst case cycles on moving average of 4 frames @ 30 fps, PAL D1 is quoted @ 25 fps




Figure 1. Encoding Time for Individual Frames (Tennis.yuv, YUV420/704x480 @ 3 Mbps @ 30 fps with 1MV, intra4x4, QPI, LPF: High Quality Preset)

	LEVEL AND RESOLUTION	MEMORY STATISTICS ⁽¹⁾					
CONFIGURATION ID				DATA MEN	DATA MEMORY		
		PROGRAM MEMORY	INTERNAL	EXTERNAL		STACK	TOTAL
				PERSISTENT	SCRATCH	STACK	
	Level 1.1 QCIF	240	63.25	249	325	12	889.25
H264 ENC 001	Level 1.3 CIF	240	63.25	552	325	12	1192.25
	Level 3.0 PAL D1	240	63.25	1653	325	12	2293.25

(1) All memory requirements are expressed in kilobytes (1K-byte = 1024 bytes) and there could be a variation of approximately 1-2% in values.

Table 4. Internal Data Memory Split-Up

	DATA MEMORY - INTERNAL ⁽¹⁾		
CONFIGURATION ID	SHARE	D	INSTANCE ⁽²⁾
	CONSTANTS	SCRATCH	INSTANCE
H264_ENC_001	0	63.25	0

(1) Internal memory refers to L1DRAM. All memory requirements are expressed in kilobytes and there could be a variation of approximately 1-2% in values.

(2) I/O buffers not included. Some of the instance memory buffers could be scratch.

Table 5. Co Processor(s) Memory Statistics

CONFIGURATION ID	SEQ DATA MEMORY (1)	SEQ PROG MEMORY (1)	IMX WORKING MEM (1)	IVCLD MEM	IMX IMG BUF	IMX CMD MEM
H264_ENC_001	1	4	30	9	5	4

(1) All memory requirements are expressed in kilobytes and all are scratch buffers.

Notes

- Evaluation version performance may be off by up to 30 MHz
- I/O buffers:
 - Input buffer size = 675K-bytes (D1, one YUV422 interleaved frame)
 - Output buffer size = 320K-bytes (for encoding one D1 frame)
- Memory Configuration
 - L1P: 32K-bytes program cache
 - L1D : 64K-bytes data memory and 16K-bytes data cache
 - L2 : 64K-bytes cache
- The performances obtained in Table 2 are sensitive to algorithm code placement. Refer the sample linker file provided in the test application setup for algorithm code placement. This is used for profiling in Table 2.
- The algorithm uses 6 QDMA channels and parameter space equal to 35 parameter entries. The algorithm uses DMAN3 interface for logical allocation of these channels.
- Total data memory for N non pre-emptive instances = Constants + Runtime Tables + Scratch + N * (Instance + I/O buffers + Stack)
- Total data memory for N pre-emptive Instances = Constants + Runtime Tables + N * (Instance + I/O buffers + Stack + Scratch)
- The following QDMA properties are not programmed/configured inside the codec. They need to be programmed by the application.
 - Mapping of QDMA channels to queues
 - Mapping of queues to transfer controllers
 - Queue priorities

References

- ISO/IEC 14496-10:2005 Information technology -- Coding of audio-visual objects -- Part 10: Advanced Video Coding
- *H.264 Baseline Profile Encoder on C64x+ User's Guide* (literature number SPRUE71D)

Glossary

Term	Description
Constants	Elements that go into .const memory section
Scratch	Memory space that can be reused across different instances of the algorithm
Shared	Sum of constants and scratch
Instance	Persistent-memory that contains persistent information - allocated for each instance of the algorithm

Acronyms

Acronym	Description
CIF	Common intermediate format
DMA	Direct memory access
DMAN3	DMA manager
EVM	Evaluation module
GOP	Group of pictures
IDR	Instantaneous decoding refresh
LPF	Loop filter
MV	Motion vector
QCIF	Quarter common intermediate format
QDMA	Quick direct memory access
QPI	Quarter pel interpolation
QVGA	Quarter video graphics array
SQCIF	Sub quarter common intermediate format

(continued)

Acronym	Description
UMV	Unrestricted motion vectors
VGA	Video graphics array
XDAIS	eXpressDSP Algorithm Interface Standard
XDM	eXpressDSP Digital Media

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowl-edgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, robit that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated