**High-Performance Analog Products** 

# Analog Applications Journal

Third Quarter, 2007



© Copyright 2007 Texas Instruments

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Management	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Mailing Address: Te	xas Instruments		

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

## Contents

Introduction
Data Acquisition       5         Calibration in touch-screen systems.       5         A touch-screen controller does not need any calibration by itself. However, a touch-screen system requires a calibration routine after power up to align and scale the touch panel with the system's LCD. This article presents the theoretic concepts and methods for calibrating touch-screen systems. Software-programming algorithms and their implementation are also discussed.
Power Management         Power-management solutions for telecom systems improve performance,         cost, and size.       10         Factors driving power-management requirements in telecom systems are size, thermal management, cost, and electrical performance. This article provides a basic understanding of the evolution of board-mounted power systems, and how the latest generation of plug-in power modules can achieve higher performance and lower cost—in a smaller footprint.
<b>TPS6108x: A boost converter with extreme versatility.</b> 14 The highly integrated TPS6108x boost converters have adjustable outputs of up to 27 V with input voltages as low as 2.5 V and are available in the 3 × 3-mm QFN package. This article touches on powering OLED and LCD displays, driving white LEDs as display backlights, and some of the protection features built into the TPS6108x devices.
<b>Get low-noise, low-ripple, high-PSRR power with the TPS717xx</b>
Simultaneous power-down sequencing with the TPS74x01 family of linear regulators
Index of Articles
TI Worldwide Technical Support

### To view past issues of the Analog Applications Journal, visit the Web site www.ti.com/aaj

## Introduction

Analog Applications Journal is a collection of analog application articles designed to give readers a basic understanding of TI products and to provide simple but practical examples for typical applications. Written not only for design engineers but also for engineering managers, technicians, system designers and marketing and sales personnel, the book emphasizes general application concepts over lengthy mathematical analyses.

These applications are not intended as "how-to" instructions for specific circuits but as examples of how devices could be used to solve specific design requirements. Readers will find tutorial information as well as practical engineering solutions on components from the following categories:

- Data Acquisition
- Power Management

Where applicable, readers will also find software routines and program structures. Finally, *Analog Applications Journal* includes helpful hints and rules of thumb to guide readers in preparing for their design.

# **Calibration in touch-screen systems**

**By Wendy Fang,** *Precision Analog Applications, High-Performance Analog,* **and Tony Chang,** *Precision Analog Nyquist, High-Performance Analog* 

#### Introduction

Today, more and more different fields are adopting touch screens or touch panels for applications with human/machinery or human/computer interfaces. Figure 1 is a block diagram of a touch-screen system where the touch screen sensor lies on top of the system's display, in this case an LCD panel.

The touch-screen controller in Figure 1 does not need any calibration by itself. However, products or instrumentation equipped with a touch screen normally require a calibration routine upon power up because it is difficult to perfectly align a touch screen's coordinates with those of the

display underneath it. Calibration is necessary when the coordinates of the area touched on the screen are not sufficiently close to the coordinates on the display. Without proper calibration, software may not respond correctly when a soft button or icon is pressed.

This article presents concepts and methods for the calibration of touch-screen systems. Software-programming algorithms and their implementation are also discussed.

#### **Touch-coordinate errors**

When pressure is applied to the touch screen, the touchscreen controller senses it and takes a measurement of the X and Y coordinates. Several sources of error can affect the accuracy and reliability of this measurement. The majority of these errors can be attributed to electrical noise, scaling factors, and mechanical misalignments.

Electrical noise comes from the display and backlight, the human interface, the panel surface's vibration, and the

## Figure 2. Scaling factors on the Y axes of LCD and touch screen





electrostatic discharge and electromagnetic pulses caused by users and their environments. This article does not address noise issues. For more information on handling noise, please see Reference 1.

Scaling factors and mechanical misalignments originate in the parts and assembly of the touch screen and the display. Typically, the touch-screen controller and display in a system do not have the same resolution, so scaling factors are needed to match their coordinates to each other. For example, consider a touch-screen system that uses an LCD with a resolution of 1024 (X coordinate)  $\times$  768 (Y coordinate) and the Texas Instruments TSC2005 touch-screen controller with 12-bit  $(4096 \times 4096)$  resolution. The scaling factors to match them are  $k_x = S_x/S'_x = 1024/4096 = 0.25$ for the X-axis coordinate and  $k_y = S_y/S'_y = 768/4096 = 0.1875$ for the Y-axis coordinate, where  $\mathbf{S}_{\mathbf{X}}$  is the LCD's X-axis resolution,  $S'_X$  is the touch-screen controller's X-axis resolution,  $S_{y}$  is the LCD's Y-axis resolution, and  $S'_{y}$  is the touch-screen controller's Y-axis resolution. Thus, a touchscreen controller's X coordinate, X', should be understood by the LCD (the host) as  $X = k_X \times X'$ ; and a touch-screen controller's Y coordinate, Y', should be understood by the LCD (the host) as  $Y = k_{y} \times Y'$ .

In the preceding example,  $k_X$  and  $k_Y$  are simple linear scaling factors based on the resolution specifications for the display and touch-screen controller. "Real-world" scaling factors may vary from part to part and may need to be calibrated to reduce or eliminate any mismatch. An example is shown in Figure 2, where the X-axis scale is the same on the LCD and the touch screen, or  $k_X = S_X/S'_X = 1$ ; but the Y-axis scale on the LCD is larger than that on the touch screen, with the scaling factor of  $k_Y = S_Y/S'_Y = 3.6/4$ = 0.9. Thus, a point P (X', Y') = (2, 2.222) on the touch screen should be scaled to (X, Y) = (2, 2) for the LCD (the host).

Mechanical misalignment between the display and the touch screen includes moving and rotation errors, as shown in Figure 3. Figure 3a shows the relative position shifts of  $\Delta X$  in the X direction and  $\Delta Y$  in the Y direction; and Figure 3b shows the relative rotation,  $\Delta \theta$ , between the LCD and the touch screen.

Consider a point P, read as (X', Y') on the touch screen. The display should read a moving error like that shown in Figure 3a as  $(X' + \Delta X, Y' + \Delta Y)$ . For a rotation error like that shown in Figure 3b, the point on the touch screen is  $(R \times \cos\theta, R \times \sin\theta)$ , or on the display is  $[R \times \cos(\theta - \Delta\theta),$  $R \times \sin(\theta - \Delta \theta)$ , where R is the distance from origin C, or (0, 0), to the point P.

#### **Mathematical expression**

Calibration of the touch screen translates the coordinates reported by the touch-screen controller into coordinates that accurately represent the point and image location on the display or LCD. The result of calibration is a set of scaling factors that allow correction of the moving and rotation errors that are due to mechanical misalignments.

Consider the point P, represented as (X, Y) on the display and (X', Y') on the touch panel. Counting in the scaling

factor in Figure 2 and the moving and rotation errors in Figure 3, the touch-screen coordinate X can be expressed as

$$\begin{split} X &= k_X \times R \times \cos(\theta - \Delta \theta) + \Delta X \\ &= k_X \times R \times \cos\theta \times \cos(\Delta \theta) + k_X \times R \times \sin\theta \times \sin(\Delta \theta) + \Delta X \\ &= k_X \times X' \times \cos(\Delta \theta) + k_X \times Y' \times \sin(\Delta \theta) + \Delta X \quad (1) \\ &= \alpha_X \times X' + \beta_X \times Y' + \Delta X, \end{split}$$

where  $X' = R \times \cos\theta$ ,  $Y' = R \times \sin\theta$ ,  $\alpha_x = k_x \times \cos(\Delta\theta)$ , and  $\beta_{\rm X} = k_{\rm X} \times \sin(\Delta \theta)$ . Similarly, the touch-screen coordinate Y can be expressed as

$$Y = k_{Y} \times R \times \sin(\theta - \Delta \theta) + \Delta Y$$
  
=  $k_{Y} \times R \times \sin\theta \times \cos(\Delta \theta) - k_{Y} \times R \times \cos\theta \times \sin(\Delta \theta) + \Delta Y$   
=  $k_{Y} \times Y' \times \cos(\Delta \theta) - k_{Y} \times X' \times \sin(\Delta \theta) + \Delta Y$  (2)  
=  $\alpha_{Y} \times X' + \beta_{Y} \times Y' + \Delta Y$ ,

where  $\alpha_{y} = -k_{y} \times \sin(\Delta \theta)$ , and  $\beta_{y} = k_{y} \times \cos(\Delta \theta)$ .

From Equations 1 and 2 it is obvious that, to get the coefficients  $\alpha_X$ ,  $\alpha_Y$ ,  $\beta_X$ ,  $\beta_Y$ ,  $\Delta X$ , and  $\Delta Y$ , at least three independent points are needed. The points are independent if they are not on one linear line (see Figure 4). Assuming that  $(X_1, Y_1)$ ,  $(X_2, Y_2)$ , and  $(X_3, Y_3)$  are three independent



points selected on the LCD, and  $(X'_1, Y'_1)$ ,  $(X'_2, Y'_2)$ , and  $(X'_3, Y'_3)$  are the corresponding points on the touch screen, Equations 1 and 2 can be used to write Equation 3:

$$X_{1} = \alpha_{X} \times X'_{1} + \beta_{X} \times Y'_{1} + \Delta X$$

$$X_{2} = \alpha_{X} \times X'_{2} + \beta_{X} \times Y'_{2} + \Delta X$$

$$X_{3} = \alpha_{X} \times X'_{3} + \beta_{X} \times Y'_{3} + \Delta X$$

$$Y_{1} = \alpha_{Y} \times X'_{1} + \beta_{Y} \times Y'_{1} + \Delta Y$$

$$Y_{2} = \alpha_{Y} \times X'_{2} + \beta_{Y} \times Y'_{2} + \Delta Y$$

$$Y_{3} = \alpha_{Y} \times X'_{3} + \beta_{Y} \times Y'_{3} + \Delta Y$$
(3)

Equation 3 can be rewritten in matrix form:

$$\begin{pmatrix} X_1 \\ X_2 \\ X_3 \end{pmatrix} = A \times \begin{pmatrix} \alpha_X \\ \beta_X \\ \Delta X \end{pmatrix} \text{ and } \begin{pmatrix} Y_1 \\ Y_2 \\ Y_3 \end{pmatrix} = A \times \begin{pmatrix} \alpha_Y \\ \beta_Y \\ \Delta Y \end{pmatrix}, \quad (4)$$

where

$$\mathbf{A} = \begin{pmatrix} \mathbf{X}_1' & \mathbf{Y}_1' & 1 \\ \mathbf{X}_2' & \mathbf{Y}_2' & 1 \\ \mathbf{X}_3' & \mathbf{Y}_3' & 1 \end{pmatrix}.$$

#### **Calibration methods**

The three independent calibration points shown in Equation 4 should be sufficient to get the scaling factors required to correct the mechanical misalignment between the touch screen and the system display.

To resolve Equation 4, both sides can be multiplied by the inverse of matrix A to get

$$\begin{pmatrix} \boldsymbol{\alpha}_{\mathrm{X}} \\ \boldsymbol{\beta}_{\mathrm{X}} \\ \boldsymbol{\Delta} \mathrm{X} \end{pmatrix} = \mathrm{A}^{-1} \times \begin{pmatrix} \mathrm{X}_{1} \\ \mathrm{X}_{2} \\ \mathrm{X}_{3} \end{pmatrix} \text{ and } \begin{pmatrix} \boldsymbol{\alpha}_{\mathrm{Y}} \\ \boldsymbol{\beta}_{\mathrm{Y}} \\ \boldsymbol{\Delta} \mathrm{Y} \end{pmatrix} = \mathrm{A}^{-1} \times \begin{pmatrix} \mathrm{Y}_{1} \\ \mathrm{Y}_{2} \\ \mathrm{Y}_{3} \end{pmatrix},$$
 (5)

where  $A^{-1}$  is the inverse of matrix A. The three points— (X<sub>1</sub>, Y<sub>1</sub>), (X<sub>2</sub>, Y<sub>2</sub>), and (X<sub>3</sub>, Y<sub>3</sub>)—are designed/selected on the display surface; and the elements in matrix A are measured from the touch screen during calibration.

#### **Example 1: Three-point calibration**

On a display with  $256 \times 768$  resolution, three calibration points are chosen: (64, 384), (192, 192), and (192, 576). Refer to Figure 5a. During calibration, the three points (678, 2169), (2807, 1327), and (2629, 3367) are measured from a touch panel with 12-bit or 4096 × 4096 resolution. Equation 4 can then be populated with these known values.

$$\begin{pmatrix} X_1 \\ X_2 \\ X_3 \end{pmatrix} = \begin{pmatrix} 64 \\ 192 \\ 192 \end{pmatrix} \qquad \begin{pmatrix} Y_1 \\ Y_2 \\ Y_3 \end{pmatrix} = \begin{pmatrix} 384 \\ 192 \\ 576 \end{pmatrix}$$
$$A = \begin{pmatrix} 678 & 2169 & 1 \\ 2807 & 1327 & 1 \\ 2629 & 3367 & 1 \end{pmatrix}$$

Figure 5. Examples for selecting calibration points



Applying Equation 5 results in  $\alpha_X$  = 0.0623,  $\beta_X$  = 0.0054,  $\Delta X$  = 9.9951,  $\alpha_Y$  = -0.0163,  $\beta_Y$  = 0.1868, and  $\Delta Y$  = -10.1458. Thus the equation for X, from Equation 1, is

 $X = 0.0623 \times X' + 0.0054 \times Y' + 9.9951;$ 

and the equation for Y, from Equation 2, is

 $\mathbf{Y} = -0.0163 \times \mathbf{X'} + 0.1868 \times \mathbf{Y'} - 10.1458.$ 

In many applications, users may use more than three points in their calibration routines to average or filter the noisy readings from the touch-screen controller. For calibration with n > 3,

$$\begin{pmatrix} X_1 \\ X_2 \\ \vdots \\ X_n \end{pmatrix} = A \times \begin{pmatrix} \alpha_X \\ \beta_X \\ \Delta X \end{pmatrix} \text{ and } \begin{pmatrix} Y_1 \\ Y_2 \\ \vdots \\ Y_n \end{pmatrix} = A \times \begin{pmatrix} \alpha_Y \\ \beta_Y \\ \Delta Y \end{pmatrix}, \quad (6)$$

where A is an  $n \times 3$  matrix with n > 3 and rank (A) = 3, or

A =	$(X'_1)$	$Y'_1$	1)
	X'2	$Y'_2$	1
	:	÷	:
	X'n	$Y_n^{\prime}$	1)

To resolve Equation 6, both sides can be multiplied by A's pseudo-inverse matrix,  $(A^T \times A)^{-1} \times A^T$ , where  $A^T$  is A's transpose matrix. That is, the unknown variables  $\alpha_X$ ,  $\beta_X$ ,  $\Delta X$ ,  $\alpha_v$ ,  $\beta_v$ , and  $\Delta Y$  are resolved from

$$\begin{pmatrix} \boldsymbol{\alpha}_{\mathrm{X}} \\ \boldsymbol{\beta}_{\mathrm{X}} \\ \boldsymbol{\Delta} \mathbf{X} \end{pmatrix} = \left( \mathbf{A}^{\mathrm{T}} \times \mathbf{A} \right)^{-1} \times \mathbf{A}^{\mathrm{T}} \times \begin{pmatrix} \mathbf{X}_{1} \\ \mathbf{X}_{2} \\ \mathbf{X}_{3} \end{pmatrix} \text{ and }$$

$$\begin{pmatrix} \boldsymbol{\alpha}_{\mathrm{Y}} \\ \boldsymbol{\beta}_{\mathrm{Y}} \\ \boldsymbol{\Delta} \mathbf{Y} \end{pmatrix} = \left( \mathbf{A}^{\mathrm{T}} \times \mathbf{A} \right)^{-1} \times \mathbf{A}^{\mathrm{T}} \times \begin{pmatrix} \mathbf{Y}_{1} \\ \mathbf{Y}_{2} \\ \mathbf{Y}_{3} \end{pmatrix}.$$

$$(7)$$

The solution of Equation 7 is the least-square-error estimation<sup>2</sup> of these unknown variables.

#### **Example 2: Five-point calibration**

The same system as in Example 1 is used, but five calibration points on the display are chosen: (128, 384), (64, 192), (192, 192), (192, 576), and (64, 576). Refer to Figure 5b. Equation 6 can then be populated with the five points

#### **Calibration algorithms**

To perform these calibration methods in an embedded system, the linear algebra equation set, Equation 4 or Equation 6, must be resolved. The solution can be derived simply from Cramer's rule: For the linear equation set  $b = A \times x$ , b is a known real vector equal to  $(b_1, b_2, \ldots, b_n)^T$ ; A is a known real, square, full-rank matrix; and x is an unknown real vector equal to

 $(\mathbf{x}_1, \mathbf{x}_2, \dots, \mathbf{x}_n)^T$ . The unknown elements in x can be calculated by  $\mathbf{x}_1 = \Delta_1 / \Delta$ ,  $\mathbf{x}_2 = \Delta_2 / \Delta$ , ...,  $\mathbf{x}_n = \Delta_n / \Delta$ , where  $\Delta$  is the determinant of matrix A, det(A);  $\Delta_k = \det(A_k)$  for  $k = 1, 2, \dots, n$ ; and the matrix  $A_k$  is the matrix A but with its kth column replaced by the vector x.

#### **Three-point calibration algorithm**

Assuming that the dimension of A is  $3 \times 3$ , Equation 8 can be determined from Equation 4, based on Cramer's rule:

$$\alpha_{\rm x} = \Delta_{\rm x1}/\Delta, \ \beta_{\rm x} = \Delta_{\rm x2}/\Delta, \ \Delta {\rm X} = \Delta_{\rm x3}/\Delta,$$
  
$$\alpha_{\rm y} = \Delta_{\rm y1}/\Delta, \ \beta_{\rm y} = \Delta_{\rm y2}/\Delta, \ {\rm and} \ \Delta {\rm Y} = \Delta_{\rm y3}/\Delta.$$
 (8)

Variables in Equation 8 are defined in the sidebar on page 9.

#### n-point calibration algorithm

As in Equation 6, it can be assumed that the dimension of A is  $n \times 3$  with n > 3. To get the least-square solutions of the linear equation set, Equation 7 must first be rewritten as

measured from the touch panel: (1698, 2258), (767, 1149), (2807, 1327), (2629, 3367), and (588, 3189).

$$\begin{pmatrix} X_1 \\ X_2 \\ X_3 \\ X_4 \\ X_5 \end{pmatrix} = \begin{pmatrix} 128 \\ 64 \\ 192 \\ 192 \\ 64 \end{pmatrix} \qquad \begin{pmatrix} Y_1 \\ Y_2 \\ Y_3 \\ Y_4 \\ Y_5 \end{pmatrix} = \begin{pmatrix} 384 \\ 192 \\ 192 \\ 576 \\ 576 \end{pmatrix}$$

$$A = \begin{pmatrix} 1698 & 2258 & 1 \\ 767 & 1149 & 1 \\ 2807 & 1327 & 1 \\ 2629 & 3367 & 1 \\ 588 & 3189 & 1 \end{pmatrix}$$

Using Equation 7 provides a solution similar to that found in Example 1:

 $X = 0.0623 \times X' + 0.0054 \times Y' + 10.0043, \text{ and}$  $Y = -0.0163 \times X' + 0.1868 \times Y' - 10.1482.$ 

$$\begin{pmatrix} \boldsymbol{\alpha}_{\mathrm{X}} \\ \boldsymbol{\beta}_{\mathrm{X}} \\ \boldsymbol{\Delta}_{\mathrm{X}} \end{pmatrix} = \mathbf{A}^{-1} \times \begin{pmatrix} \mathbf{X}_{1} \\ \mathbf{X}_{2} \\ \mathbf{X}_{3} \end{pmatrix} \text{ and } \begin{pmatrix} \boldsymbol{\alpha}_{\mathrm{Y}} \\ \boldsymbol{\beta}_{\mathrm{Y}} \\ \boldsymbol{\Delta}_{\mathrm{Y}} \end{pmatrix} = \mathbf{A}^{-1} \times \begin{pmatrix} \mathbf{Y}_{1} \\ \mathbf{Y}_{2} \\ \mathbf{Y}_{3} \end{pmatrix},$$
(9)

where  $\mathbf{A} = A^T \times A$ ,  $(\mathbf{X}_1, \mathbf{X}_2, \mathbf{X}_3)^T = A^T \times (X_1, X_2, X_3)^T$ , and  $(\mathbf{Y}_1, \mathbf{Y}_2, \mathbf{Y}_3)^T = A^T \times (Y_1, Y_2, Y_3)^T$ . Then, based on Cramer's rule, Equation 10 can be determined:

$$\begin{aligned} \alpha_{\rm x} &= \Delta_{\rm x1}/\Delta, \ \beta_{\rm x} = \Delta_{\rm x2}/\Delta, \ \Delta {\rm X} = \Delta_{\rm x3}/\Delta, \\ \alpha_{\rm y} &= \Delta_{\rm y1}/\Delta, \ \beta_{\rm y} = \Delta_{\rm y2}/\Delta, \ {\rm and} \ \Delta {\rm Y} = \Delta_{\rm y3}/\Delta, \end{aligned}$$
(10)

where

$$\begin{split} &\Delta = n \times (a \times b - c^2) + 2 \times c \times d \times e - a \times e^2 - b \times d^2, \\ &\Delta_{x1} = n \times (\mathbf{X}_1 \times b - \mathbf{X}_2 \times c) + e \times (\mathbf{X}_2 \times d - \mathbf{X}_1 \times e) + \mathbf{X}_3 \times (c \times e - b \times d), \\ &\Delta_{x2} = n \times (\mathbf{X}_2 \times a - \mathbf{X}_1 \times c) + d \times (\mathbf{X}_1 \times e - \mathbf{X}_2 \times d) + \mathbf{X}_3 \times (c \times d - a \times e), \\ &\Delta_{x3} = \mathbf{X}_3 \times (a \times b - c^2) + \mathbf{X}_1 \times (c \times e - b \times d) + \mathbf{X}_2 \times (c \times d - a \times e), \\ &\Delta_{y1} = n \times (\mathbf{Y}_1 \times b - \mathbf{Y}_2 \times c) + e \times (\mathbf{Y}_2 \times d - \mathbf{Y}_1 \times e) + \mathbf{Y}_3 \times (c \times e - b \times d), \\ &\Delta_{y2} = n \times (\mathbf{Y}_2 \times a - \mathbf{Y}_1 \times c) + d \times (\mathbf{Y}_1 \times e - \mathbf{Y}_2 \times d) + \mathbf{Y}_3 \times (c \times d - a \times e), \\ &\Delta_{y3} = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{X}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{X}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{X}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_1 \times (c \times e - b \times d) + \mathbf{Y}_2 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_3 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_3 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_3 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_3 \times (c \times d - a \times e); \\ &a = \mathbf{Y}_3 \times (a \times b - c^2) + \mathbf{Y}_3 \times (a \times b + c^2) + \mathbf{Y}_3 \times ($$

$$\begin{aligned} a &= \sum_{k=1}^{n} X_{k}'^{2}, \quad b = \sum_{k=1}^{n} Y_{k}'^{2}, \quad c = \sum_{k=1}^{n} X_{k}' \times Y_{k}', \quad d = \sum_{k=1}^{n} X_{k}', \quad e = \sum_{k=1}^{n} Y_{k}' \\ \mathbf{X}_{1} &= \sum_{k=1}^{n} X_{k}' \times X_{k}, \quad \mathbf{X}_{2} = \sum_{k=1}^{n} Y_{k}' \times X_{k}, \quad \mathbf{X}_{3} = \sum_{k=1}^{n} X_{k}, \\ \mathbf{Y}_{1} &= \sum_{k=1}^{n} X_{k}' \times Y_{k}, \quad \mathbf{Y}_{2} = \sum_{k=1}^{n} Y_{k}' \times Y_{k}, \text{ and } \mathbf{Y}_{3} = \sum_{k=1}^{n} Y_{k}. \end{aligned}$$

#### **Definitions for Equation 8**

$$\begin{split} \Delta &= \det(A) = \begin{vmatrix} X_1' & Y_1' & 1 \\ X_2' & Y_2' & 1 \\ X_3' & Y_3' & 1 \end{vmatrix} = (X_1 - X_3) \times (Y_2' - Y_3') - (X_2' - X_3') \times (Y_1' - Y_3') \\ \Delta_{x1} &= \det(A_{x1}) = \begin{vmatrix} X_1 & Y_1' & 1 \\ X_2 & Y_2' & 1 \\ X_3 & Y_3' & 1 \end{vmatrix} = (X_1 - X_3) \times (Y_2' - Y_3') - (X_2 - X_3) \times (Y_1' - Y_3') \\ \Delta_{x2} &= \det(A_{x2}) = \begin{vmatrix} X_1' & X_1 & 1 \\ X_2' & X_2 & 1 \\ X_3' & X_3 & 1 \end{vmatrix} = (X_1' - X_3') \times (X_2 - X_3) - (X_2' - X_3') \times (X_1 - X_3) \\ \Delta_{x3} &= \det(A_{x3}) = \begin{vmatrix} X_1' & Y_1' & X_1 \\ X_2' & Y_2' & X_2 \\ X_3' & Y_3' & X_3 \end{vmatrix} = X_1 \times (X_2' Y_3' - X_3' Y_2') - X_2 \times (X_1' Y_3' - X_3' Y_1') + X_3 \times (X_1' Y_2' - X_2' Y_1') \\ \Delta_{y1} &= \det(A_{y1}) = \begin{vmatrix} Y_1 & Y_1' & X_1 \\ Y_2 & Y_2' & X_2 \\ Y_3 & Y_3' & 1 \end{vmatrix} = (Y_1 - Y_3) \times (Y_2' - Y_3') - (Y_2 - Y_3) \times (Y_1' - Y_3') \\ \Delta_{y2} &= \det(A_{y2}) = \begin{vmatrix} X_1' & Y_1 & 1 \\ X_2' & Y_2 & 1 \\ X_3' & Y_3 & 1 \end{vmatrix} = (X_1' - X_3') \times (Y_2 - Y_3) - (X_2' - X_3') \times (Y_1 - Y_3) \\ \Delta_{y3} &= \det(A_{y3}) = \begin{vmatrix} X_1' & Y_1 & 1 \\ X_2' & Y_2' & Y_2' \\ X_3' & Y_3' & Y_3 \end{vmatrix} = Y_1 \times (X_2' Y_3' - X_3' Y_2') - Y_2 \times (X_1' Y_3' - X_3' Y_1') + Y_3 \times (X_1' Y_2' - X_2' Y_1') \\ \end{split}$$

#### **Algorithm implementation**

To implement the preceding calibration algorithms, one of the first tasks after system power up is to develop and run a software routine to perform the following steps:

- Select the display calibration points  $(X_k,Y_k)$  for  $k=1,\,2,\,\ldots$  , n and  $n\geq 3.$
- Call the touch-screen controller function to access touch-screen data.
- Touch the first point  $(X_1, Y_1)$  on the display, acquire data from the touch-screen controller, and save the touch coordinates  $(X'_1, Y'_1)$ .
- Repeat the previous step to get all  $(X'_k, Y'_k)$  for  $k = 2, 3, \ldots, n$  and  $n \ge 3$ .
- Call the function to calculate  $\alpha_x$ ,  $\beta_x$ ,  $\Delta X$ ,  $\alpha_y$ ,  $\beta_y$ , and  $\Delta Y$ —for example, call Equation 10 for five-point calibration.

#### References

For more information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/ *litnumber* and replace *"litnumber"* with the **TI Lit. #** for the materials listed below.

#### **Document Title**

#### TI Lit. #

- 1. Wendy Fang, "Reducing Analog Input Noise in Touch Screen Systems," Application Report sbaa155
- Frank L. Lewis, Optimal Estimation: With an Introduction to Stochastic Control Theory (John Wiley & Sons, Inc., 1986).

#### **Related Web sites**

#### dataconverter.ti.com

www.ti.com/sc/device/partnumber

Replace *partnumber* with ADS7843, ADS7845, ADS7846, TSC2003, TSC2004, TSC2005, TSC2006, TSC2007, or TSC2046

# Power-management solutions for telecom systems improve performance, cost, and size

**By Brian C. Narveson**, Analog Applications Manager, Power Marketing Development – High Performance Analog Group, **and Adrian Harris**, Application Specialist, Plug-In Power – High Performance Analog Group

Deregulation and competition in wire line and wireless infrastructure telecommunications systems have accelerated the need for lower-cost equipment solutions with everincreasing bandwidth. The challenge of power-management requirements for telecom equipment continues to grow. Increasingly, designers are asked to provide more voltage rails for a variety of digital signal processors (DSPs), field programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and microprocessors. In short, they are required to generate more voltages, at higher currents, more efficiently, with less noise, in a smaller space. And, if that isn't challenge enough, the solution has to cost less, too!

Deploying access equipment closer to the subscriber requires smaller enclosures (pad and pole mounting) that must survive in a tougher environment. Infrastructure equipment is being designed for smaller footprints, as central office space comes at a premium. Factors driving power management are size, thermal management, cost, and electrical performance (regulation, transient response, and noise generation). This article provides a basic understanding of the evolution of board-mounted power systems, and how the latest generation can achieve higher performance and lower cost—in a smaller footprint.

#### Size/efficiency/cost

The need to address size, efficiency, and cost simultaneously has ignited renewed interest in power architectures. The first generation of board-mounted power used a power architecture known as a distributed power architecture (DPA) (see Figure 1). This architecture used an isolated (brick) power module for every voltage rail. It worked well when there were limited rails, but cost and PCB space increased significantly with each added voltage rail. Sequencing of the voltage rails also was difficult and required adding external circuitry, which in turn increased cost and board space.

To deal with the size and cost constraints of DPA, secondgeneration systems moved to a fixed-voltage intermediate bus architecture (IBA) (Figure 2). An IBA uses a single, isolated-brick power module and many nonisolated, pointof-load (POL) DC/DC converters. The POLs can be either power modules, such as the Texas Instruments (TI) PTH series, or discrete buck converters. The isolated converter works over the same input-voltage range as the first generation, either 36 to 75 V or 18 to 36 V. It creates an IBA supply that is regulated to 3.3 V, 5 V, or 12 V. The voltage choice is up to the system designer. This design results in less board space, lower cost, and easier sequencing of the

#### Figure 1. Typical DPA architecture



#### Figure 2. Fixed-voltage IBA



voltages due to features such as TI's Auto-Track<sup>™</sup>. The only drawback of this architecture is reduced efficiency due to the double conversion required for each voltage.

Today, most telecom systems use a fixed-voltage IBA. However, a higher-efficiency and smaller-footprint solution is needed as access-equipment designs evolve to sealed enclosures with no forced air cooling. As every designer knows, the best way to get rid of heat in a system is not to create it. The main focus for improving efficiency is the front-end isolated converter, since all of the power goes through it. The proven way to increase isolated-converter efficiency is to run the converter at a fixed duty cycle and not regulate the output. This method led to the unregulated intermediate bus architecture (Figure 3).

This architecture uses an unregulated bus converter that creates an output voltage as a ratio of the input voltage. In the example, an ALD17 5:1 converter creates an output voltage that is  $\frac{1}{5}$  of the input. This technique allows a 150-W system/board to be designed with a <sup>1</sup>/<sub>16</sub> brick, achieving 96% efficiency for the first conversion stage. Unregulated voltage became possible when wide-input (4.5- to 14-V) PWMs and power modules such as TI's T2 products were introduced. This architecture is limited by the bus converters' maximum input range of 36 to 55 V to keep the input voltage to POLs less than 12 V. The 12-V maximum is necessary because, for POLs to generate output voltages of 1 V or less, the input voltage cannot exceed 10 to 12 times the output. However, an increasing number of telecom original equipment manufacturers (OEMs) are considering a move to this limited input range for the significant cost savings, size reduction, and efficiency improvements obtained with this architecture.

Some telecom OEMs insist on maintaining the traditional, wider input-voltage specification of 36 to 75 V with input transients of up to 100 V. For these requirements, the power industry has responded with the quasiregulated IBA (Figure 4). The main difference between this and the unregulated IBA is that if the input voltage exceeds 55 to 60 V, the quasiregulated IBA regulates the output voltage to around 10 V. The drawback of this approach is that the isolated power module must increase in size to accommodate the regulation circuitry, and its efficiency is reduced when the input voltage exceeds 55 V. An example of this kind of product is the TI PTQB series.

#### Figure 3. Unregulated IBA



#### Figure 4. Quasiregulated IBA



#### Architecture comparison

To provide a meaningful comparison, each example in Figures 2, 3, and 4 has identical output-voltage and current requirements. The examples are based on a theoretical base station utilizing multiple high-performance DSPs with associated analog and digital circuits. The output voltages are 3.3 V at 5 A, 2.5 V at 6.5 A, 1.8 V at 11 A, and 1.2 V at 20 A. For a comparison of the architectures described earlier, see Figure 5. The graphs indicate that the ultimate dream is indeed possible. A quasiregulated or unregulated power system can provide higher efficiency in less space at lower cost. The most notable improvement of the quasi/ unregulated IBA over the second-generation, fixed-voltage IBA is efficiency. As shown in Figure 5, power-conversion efficiency increased by almost 7%. This translates to a thermal load reduction of 14 W for a 200-W system.

Power modules were used in these examples because they provide the greatest power density and are the solution of choice at many telecom OEMs. Discrete POLs can be used in all systems to reduce cost, but the board space will increase by a factor of two.

#### **Electrical performance**

The remaining challenge for the designer is to meet the increasing electrical demands of the high-performance DSPs and ASICs at the heart of each system. Primary performance issues are voltage regulation, current transient response, and noise.

Regulation and current transient response are closely linked. To get higher performance with lower power in a smaller size, digital semiconductors are fabricated with smaller-geometry transistors that require ever-decreasing voltages. Sub-1-V core-voltage requirements are now becoming the standard. Along with this low voltage have come increasingly tighter tolerances. It is now common practice to specify a total voltage tolerance of 3% that includes line (variations in input voltage), load (small deviations in load current), time, temperature, and current transients. This leaves the power designer with only 30 mV of headroom to accommodate everything the digital system requires. About half of the tolerance budget (15 mV) is usually absorbed by the DC parameters of line, load, time, and temperature. The remaining 15 mV is then available to deal with sudden changes in current (1 to 3 clock cycles) due to computational or data-transmission loads.

This tolerance budget challenges the power-system designer to minimize voltage deviation in the presence of these current transients. If the core voltage ( $V_{CC}$ ) exceeds the specified tolerance limits, the digital IC may initiate a reset or have logic errors. To prevent this, designers need to pay close attention to the transient performance of the

Figure 5. Comparison of architectures



POL modules being used. Digital loads such as the latest gigahertz DSPs require extremely fast transient responses with very low voltage deviation. To achieve these targets, many additional output capacitors are usually added to the DC/DC converter to provide hold-up time until its feedback loop can respond. The power module, including this added capacitance to meet transient-voltage tolerances, represents the complete power solution.

Capacitors have been evolving over the years, with volumetric efficiencies getting better all the time. Even with higher volumetric efficiency, the overall power solution can be over twice the size of the power module alone. This requires a large allocation on the PCB that is usually not available in today's physically smaller systems. What's more, the cost of power-supply materials can be more than double the cost of the power module when the cost of capacitors is added in.

With innovations in DC/DC power-module technology, system designers now are able to achieve faster transient response and less voltage deviation while using less output capacitance. An example is the T2 series next-generation PTH modules (Figure 6) from TI. These devices incorporate a new patented technology called TurboTrans<sup>TM</sup> that allows custom tuning of the module to meet a specific transient-load requirement. Tuning is accomplished with a single external resistor.

TurboTrans can achieve up to an eightfold reduction in output capacitance, which lowers the cost of capacitors and saves PCB space. Another benefit of this technology is that using a capacitor with ultralow equivalent series resistance (ESR) provides enhanced module-circuit stability. These newer Oscon, polymer-tantalum, and ceramic output capacitors have the additional benefit of being able to withstand high-temperature, lead-free soldering processes.

The final performance hurdle for isolated and POL converters is noise. When switching POLs run at different frequencies and share a common input bus, frequencies resulting from the sum and difference of those frequencies can create beat frequencies that make EMI filtering difficult.

### Figure 6. T2 series power modules with TurboTrans™



As an example, if a system has two POLs with one operating at 300 kHz and a second at 301 kHz, the beat frequency is 1 kHz. This can require larger, more complex system filters. T2 power modules from TI have a SmartSync feature that lets the designer synchronize the switching frequency of multiple T2 modules to a specific frequency, which eliminates beat frequencies and makes EMI filtering easier. SmartSync can be used to set the frequency so that switching noise is minimized in a particular frequency band (i.e., xDSL transmission frequencies). TurboTrans and SmartSync are standard features on T2 power modules that add no additional cost to the systems described earlier.

A telecom system built with state-of-the-art power modules allows the system designer to reduce system size, decrease dissipated power, meet the power demands of high-performance digital circuits, and reduce the cost of power compared to regulated-voltage IBA systems.

#### Related Web site power.ti.com

# **TPS6108x: A boost converter with extreme versatility**

#### **By Jeff Falin**

Senior Applications Engineer

#### Introduction

The TPS61080 and TPS61081 are highly integrated boost converters that have adjustable outputs of up to 27 V with input voltages as low as 2.5 V. The difference between the two versions is the currentlimit rating of the integrated power switches (typically 0.5 A and 1.3 A, respectively). The TPS6108x boost converters have a traditional current-mode-control scheme and a constant pulse-width-modulation (PWM) frequency for low-noise operation. The switching frequency can be configured to either 600 kHz for light-load efficiency or 1.2 MHz for smaller, external components. With integrated feedback compensation, internal power switches, and fast PWM switching, the  $3 \times 3$ -mm QFN package enables an extremely small boost converter for a wide variety of applications. An example is a 12- or 24-V industrial power rail from a 3.3- or 5-V bus. Additional features include high efficiency, an adjustable reference voltage, and redundant protection circuits—all of which make the TPS6108x ideal for boosting the 3.6-V Li-ion battery voltage used in most portable applications. The converters also support the higher voltages needed for powering thinfilm-transistor (TFT) LCDs, OLED displays, WLED backlights, or camera flashlights.

#### **Powering displays**

Figure 1 shows the converter in a typical boost configuration that provides a regulated output voltage. When up to 20 V and 100 mA are required to drive each column of a passive-matrix OLED (PMOLED), the 1.3-A switch rating makes the TPS61081 the best choice. When less than 10 V and only tens of milliamps per column for the active-matrix OLED (AMOLED) are provided, the 0.5-A switch rating of the TPS61080 may be more appropriate. In either case,

Figure 1. Typical application for a 12-V boosted output







the low- $R_{DS(on)}$  internal switches and the choice of switching frequency provide optimal supply efficiency. Figure 2 shows efficiency data for a 12-V output when a Li-ion battery with a typical 3.6-V source voltage is used.

To support the gates of the TFT drivers for active-matrix LCDs or OLED displays, the high-voltage rail must be capable of fast transients. The TPS61080 has current-mode control and optimized internal compensation; and it can operate at 1.2 MHz with a 4.7-µH inductor, making it ideal

www.ti.com/aaj

for fast-transient response. Figure 3 shows the transient response of the TPS61080, which was configured as shown in Figure 1 except for an additional 4.7-µF output capacitor.

#### WLED-display backlight driver

As shown in Figure 4, most boost converters can be used to power WLEDs if the voltage-feedback network is replaced with the WLED strings and a series current-sense resistor, R3. The TPS6108x can be used to drive several series WLEDs in parallel for backlighting larger displays.

The voltage across the current-sense resistor is fed back to provide regulation. Traditional boost converters use 1.2-V feedback voltages; therefore, the power loss due to R3 is  $P_{LOST} = I_{WLED}^2 \times R3 = 1.2 V \times I_{WLED}$ . The TPS6108x converters have an SS pin that is used to provide variable soft startup for boosted voltageregulation applications. The SS pin can also be used to lower the FB-pin reference voltage and to reduce sense-resistor power loss in a WLED current-regulation application. Simply connecting a resistor, R1, from the SS pin to GND will lower the FB-pin reference voltage. The reference voltage equates to the resistance of R1 times the SS-pin bias current ( $I_{SS} = 5 \mu A$  typical), resulting in the WLED current calculation:

$$I_{WLED} = \frac{I_{SS} \times R1}{R3}$$

A second resistor, R2, in series with the FET and Q1 and in parallel with R1 provides analog dimming by lowering the regulated FB-pin voltage across the sense resistor.

#### Protection

Two of the most common boost-converter design challenges are how to handle the conduction path from input to output and how to prevent overvoltage. The conduction path creates three problems: leakage voltage under shutdown,



#### Figure 3. Transient response of TPS61080



inrush current during startup, and excessive short-circuit current. To address these issues, the TPS6108x has an integrated isolation switch that opens during shut-down mode to prevent a possible current path. This isolation switch and the soft-start circuitry also control inrush current during startup to prevent the input supply from drooping and possibly causing system instability. The TPS6108x keeps the isolation FET off until the EN pin is pulled high and  $V_{IN}$ rises above the undervoltage-lockout threshold. The Vgs of the isolation FET is clamped so that its high on-resistance limits the inrush current related to charging the output capacitor to  $V_{IN}$ . When the output capacitor reaches  $V_{IN}$ , the IC fully turns on the low  $\mathrm{R}_{\mathrm{DS(on)}}$  isolation FET and activates soft start as programmed by the soft-start capacitor on the SS pin. In the event that  $\mathrm{V}_{\mathrm{OUT}}$  stays below  $\mathrm{V}_{\mathrm{IN}}$  for more than 2 ms, indicating a short-circuit condition, the isolation





TI Lit. #

FET turns off and the IC will not restart until the EN pin toggles or  $\rm V_{IN}$  goes through power-on reset (POR).

The TPS6108x also has pulse-by-pulse overcurrent limiting, which turns off the power switch once the inductor current reaches a preset value (0.7 A for the TPS61080 and 1.6 A for the TPS61081). The power switch turns back on at the beginning of the next switch cycle. When the inductor current stays above the short-circuit current limit for more than 13  $\mu s$  or the  $V_{OUT}$  -pin voltage goes 1.4 V below  $V_{IN}$ , the IC assumes that there is a short-circuit condition and turns off the isolation FET. After 57 ms, the IC attempts to restart. If a momentary short is cleared, the output returns to its regulation voltage and switches normally. For a permanent short, the isolation FET turns off again and waits for POR or EN-pin toggling. Although the isolation switch has a low  $R_{DS(on)}$  for minimum power loss, shorting the  $V_{IN}$  and L pins can bypass the switch and further enhance the efficiency.

When the TPS61081 is configured for regulated current output as shown in Figure 4, the output voltage could run away if the output impedance becomes too high (i.e., if a WLED burns out or the load is disconnected). To prevent the power switch from exceeding its maximum voltage rating, the overvoltage-protection (OVP) circuit turns off the power switch when the output voltage exceeds the OVP threshold. When the output voltage falls below the OVP threshold, the converter resumes normal PWM operation.

#### Conclusion

This extremely versatile, integrated-FET boost converter is ideal for industrial, medical, telecom, and consumer applications that require boosted voltages. Features such as variable-reference voltage and multiple-protection circuitry make the TPS6108x also well-suited for powering LCDs and OLED displays.

#### Reference

For more information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/ *litnumber* and replace "*litnumber*" with the **TI Lit. #** for the materials listed below.

#### **Document Title**

1.	"High Voltage DC/DC Boost Converter with
	0.5-A/1.3-A Integrated Switch," TPS61080/1
	Datasheetslvs644

#### Related Web sites

power.ti.com www.ti.com/sc/device/TPS61080 www.ti.com/sc/device/TPS61081

# Get low-noise, low-ripple, high-PSRR power with the TPS717xx

#### **By Jeff Falin**

Senior Applications Engineer

#### Introduction

While highly efficient switching power supplies are commonly used for long battery life in portable end equipment such as mobile phones and PDAs, the internal circuitry of some of these devices is sensitive to noise and therefore does not operate properly when powered from a switching power supply with output ripple. Audio circuitry, PLLs, RF transceivers, and DACs are just a few examples of such circuits. Linear regulators are ideal for powering these circuits.

Figure 1 shows a simplified block diagram of a linear regulator using a p-channel MOSFET (pFET) as a pass element.  $A_{OL}$  is the open-loop gain of the error amplifier, and  $g_m$  is the pass-element transconductance. The error amplifier controls the voltage at the gate of the pass element so that the current through the FET keeps the output voltage regulated relative to the internal reference voltage. Assuming that the low-pass filter (LPF) formed by  $R_{LPF}$ and C<sub>IPF</sub> eliminates nearly all internal-reference noise, the output voltage should be ripple- and noise-free for frequencies within the bandwidth of the regulator's control loop. The concept is easy to understand, but achieving a high power-supply rejection ratio (PSRR) over a wide bandwidth with very low quiescent current and in a small package requires innovative circuits. This article highlights the TPS717xx single-output linear regulator, which provides high power-supply rejection (PSR) over a wide bandwidth with very low quiescent current and in a small package. Similar, dual-output versions are available with the TPS718xx and TPS719xx families. This article also provides guidance on component selection and layout techniques for maximizing PSR and minimizing the regulator's self-generated white noise.

#### What is the PSRR?

The PSRR is a measure of a circuit's PSR expressed as a ratio of output noise to noise at the power-supply input. It provides a measure of how well a circuit rejects ripple at various frequencies injected from its input power supply. In the case of linear regulators, PSRR is a measure of the regulated output-voltage ripple compared to the input-voltage ripple over a wide frequency range and is expressed in decibels (dB). If the pass element in Figure 1 is treated as a variable resistance,  $R_{\rm DS}$ , and the error amplifier and bandgap reference are assumed to have been designed to

Figure 1. Simplified block diagram of a linear regulator



minimize pass-through of the input-voltage ripple, then the PSR is simply a voltage divider, expressed as

$$PSR = \frac{Z_{OL} \parallel Z_{CL}}{Z_{OL} \parallel Z_{CL} + R_{DS}}.$$

In this equation,  $Z_{OL}$  is the output impedance at the regulator's output, ignoring the effect of the regulator's feedback loop:

$$Z_{OL} = (Z_{COUT} + R_{ESR}) \parallel (R1 + R2) \parallel C_{PAR2},$$

where  $\rm Z_{COUT}$  and  $\rm R_{ESR}$  are the output capacitor's impedance and equivalent series resistance (ESR), respectively, and  $\rm C_{PAR2}$  is the parasitic capacitance of the output components and PCB.  $\rm Z_{CL}$  is the impedance looking back into the output of the regulator, including the effect of the regulator's feedback loop:

$$Z_{CL} = \frac{Z_{OL} \parallel R_{DS} \parallel C_{PAR1}}{g_m \times A_{OL} \times f \times \beta},$$

where  $C_{PAR1}$  is the passive-element parasitic capacitance, f is the ripple frequency, and  $\beta$  is the feedback factor,

$$\beta = \frac{R2}{R1 + R2}$$

Figure 2 shows the general shape of a PSRR curve, where  $f_{P(dom)}$  is the dominant pole and  $f_{UG}$  is the unity-gain bandwidth. If the error amplifier is compensated to have a single-pole response, then the Region 1 PSR for amplifier frequencies below  $f_{UG}$  can be approximated by the equation on the left side of the graph. Designing the regulator with a high-gain. wide-bandwidth error amplifier can therefore provide high PSR over a wide range of frequencies. In Region 2, above the control-loop bandwidth, the regulator is no longer effective at providing PSR, so the PSRR reduces to a simple voltage divider as shown on the right side of the curve. As  $\mathbf{Z}_{\text{COUT}}$  decreases relative to  $R_{DS}$ , the PSR provided by the passive components on the board increases. If  $C_{OUT}$  has high  $R_{ESR}$ , the PSR peaks sooner. In Region 3, the IC and board parasitic capacitances ( $C_{PAR1}$ and C<sub>PAR2</sub>) dominate, resulting in a capacitive voltage divider, which typically causes the PSR to decrease again. A larger output capacitor with less ESR will typically improve PSRR in this region, but it can also actually decrease the PSRR at some frequencies. This occurs because increasing the output capacitor may lower  $f_{P(\text{dom})}$  and/or  $f_{\rm LIC}$ , depending on how the regulator is compensated, thereby causing the open-loop gain to roll off sooner.

#### **Maximizing PSR**

The TPS717xx family of regulators has incorporated both well-known and patentable circuit techniques to provide high PSR over a wide frequency range. An example of the PSRR is shown in Figure 3.

With the simple model previously explained, it can be shown that the TPS717xx's dominant pole with  $C_{OUT} = 1 \ \mu F$  is at approximately 20 to 30 kHz and the unity-gain frequency is near 400 kHz. Since PSR is a function of the open-loop gain, as the gain varies so will the PSR in Regions 1



#### Figure 3. TPS717xx PSRR graph





and 2 of Figure 2. Figure 3 shows the TPS717xx's PSRR varying with load current. As load current increases,  $\rm R_{DS}$  decreases; therefore  $\rm Z_{CL}$  decreases, since a MOSFET's output impedance is inversely proportional to its drain current. In many regulators, where  $\rm f_{P(dom)}$  varies with  $\rm Z_{CL}$ , increasing the load current also pushes  $\rm f_{P(dom)}$  to higher frequencies, which increases the feedback-loop bandwidth. As shown in Figure 3, the net effect of increasing the load current is reduced PSRR.

The differential DC voltage between input and output also affects PSR. As  $V_{\rm IN} - V_{\rm OUT}$  is lowered, the pFET (which provides gain) is driven out of the active (saturation) region of operation and into the triode/linear region, which causes the feedback loop to lose gain. Therefore, the PSR of the regulator decreases as  $V_{\rm IN}$  approaches  $V_{\rm OUT}$ . The lowest PSR, approaching 0 dB, occurs when the device is in dropout ( $V_{\rm IN} \approx V_{\rm OUT}$ ). In this situation, the RC filter formed by the linear regulator's pass-element  $R_{\rm DS}$  and output capacitor determines PSR.

#### Low noise

A linear regulator's self-generated noise is sometimes confused with its PSRR. However, noise is generated by the transistors and resistors in the regulator's internal circuitry as well as by the external feedback resistors. Transistors generate shot noise and flicker noise, both of which are directly proportional to current flow. Flicker noise is indirectly proportional to frequency and so is higher at low frequencies. The resistive element of MOSFETs also generates thermal noise like resistors. Thermal noise is directly proportional to temperature, the resistor's resistance value, and the current flow through the transistors. Transistors and resistors closest to the error-amplifier inputs in the small-signal path cause the

most output noise because their noise is amplified by the regulator's closed-loop gain (A<sub>CL</sub> = V<sub>OUT</sub>/V<sub>Bandgap</sub> = 1/ $\beta$  = 1 + R1/R2). The noise contribution from components later in the signal path is insignificant when compared to the noise at the error-amplifier inputs. In fact, when modestsized feedback resistors are used, most of the regulator's noise comes from the amplified bandgap reference. As shown in Figure 1, the simplest way to reduce the bandgap noise is to use a low-pass filter (LPF) consisting of an internal resistor,  $R_{LPF}$ , and an external capacitor,  $C_{LPF}$ . At startup, this filter would slow down the output-voltage rise without the aid of the "quickstart" transistor. When the quickstart transistor is used, it shorts out the  $\mathrm{R}_{\mathrm{LPF}}$  for a short time at startup so the regulator output can rise quickly. Larger noise capacitors such as  $\mathrm{C}_{\mathrm{LPF}}$  in Figure 1 will reduce the output noise produced by the bandgap until the regulator's other noise sources begin to dominate. Using a noise capacitor that is too large results in the quick start circuit timer expiring before the  $\rm R_{LPF} \times \rm C_{LPF}$ time constant. In this case, the output voltage will rise quickly to a level below regulation and then rise very slowly to its final regulated value.

A regulator's noise output is characterized by two measurements. One is its spectral noise density, a curve that shows noise ( $\mu V/\sqrt{Hz}$ ) versus frequency. The other is the RMS of the spectral noise density integrated over a finite frequency range, also commonly called output-noise voltage ( $\mu V_{rms}$ ). Figure 4 shows the TPS717xx's spectral noise density with different  $C_{NR}$  values, where  $C_{NR}$  is the same as  $C_{LPF}$  in Figure 1.

When noise specifications of different regulators are compared, it is imperative that the two regulators' noise measurements be taken over the same frequency range and at the same output voltage and current values. When output noise values for regulators at two different output voltages are compared, an approximate noise value can be used that is computed by scaling one of the noise measurements by the ratio of the two output voltages. When a



noise-capacitor pin is not available, adding a capacitor across R1 reduces the noise by reducing the closed-loop gain at high frequencies. However, this could potentially slow down start-up time, since the capacitor would have to be charged by the current in the resistor divider; adding such a capacitor could also potentially make the feedback loop unstable.

#### **Component selection and board layout**

Proper board layout and capacitor selection are critical to maximizing PSR and minimizing noise. Low-ESR output capacitors maximize PSR at high frequencies but may increase noise. The reason for this is that the low impedance created by the output capacitor and its ESR may improve stability and PSR by removing peaking in the control loop at frequencies near  $f_{\rm P(dom)}$ , but removing this peaking would also provide higher gain for the internal noise sources. To maximize PSR and minimize noise, it is recommended that  $V_{\rm IN}$  and  $V_{\rm OUT}$  have separate ground planes that are connected at the regulator's ground pin. The input, output, and noise-reduction capacitors should be very close to the IC, with the ground of the noise-reduction capacitor as close to the regulator's ground pin as possible.

#### Conclusion

Linear regulators are ideal for providing a low-ripple, low-noise power rail to sensitive analog circuitry. The TPS717xx single-output and TPS718xx/TPS719xx dualoutput linear regulators are specifically designed for providing high PSR over a wide frequency range with low noise. These linear regulators also consume very little quiescent current when powered and even less when shut down, helping maximize battery life in portable powered applications that need bursts of regulator power only at irregular intervals.

#### References

For more information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/ *litnumber* and replace "*litnumber*" with the **TI Lit. #** for the materials listed below.

#### **Document Title**

TI Lit. #

- 1. Vishal Gupta, Gabriel A. Rincón-Mora, and Prasun Raha, "Analysis and Design of Monolithic, High PSR, Linear Regulators for SoC Applications," http://users.ece.gatech.edu/ rincon-mora/publicat/journals/socc04\_psr.pdf

Related Web site power.ti.com

# Simultaneous power-down sequencing with the TPS74x01 family of linear regulators

#### **By Jeff Falin**

Senior Applications Engineer

#### Introduction

In the past, ensuring successful power up for DSPs and FPGAs in electronic equipment was a challenge. The most recent DSPs and FPGAs have more relaxed requirements for core and I/O power up/down. However, a few still specify power-up ramp rates and recommend sequential sequencing for predictable and repeatable startup. Even fewer specify power-down requirements, including ramp rates and/or sequences. In most cases, the ultimate goal of these requirements is to ensure that the DSP and FPGA power rails do not have a larger differential voltage than that for which they were designed, even during the brief periods at power up/down. Otherwise, immediate or cumulative damage to internal circuits, which reduces long-term reliability, can occur. Therefore, the ideal method for DSP and FPGA power up/down is for all rails to rise and fall at the same time and rate.

Two or more power-rail ICs are said to have been simultaneously sequenced on power up when they track one another with the same rising dv/dt, and the lower rail stops at its regulated voltage while the upper rail continues to its higher regulated voltage. Various devices, including the TPS74301 linear regulator, have a tracking input to provide simultaneous power-up sequencing. Simultaneous sequencing on power up/down is implemented by replacing the converter's error-amplifier reference voltage with the tracking input signal while the signal is less than the reference voltage. However, for power-down sequencing to work, the converter must have circuitry to pull down the output under light load. Switching converters such as the TPS54x80

family can easily pull down the output by modulating the duty cycle. Most linear regulators do not have pull-down circuitry; so, even though the linear regulator tries to lower the output voltage, it must wait for the output

## Figure 1. Block diagram of TPS74301 providing power-up/down sequencing



capacitor to discharge through the load resistance. Figure 1 shows a block diagram of the TPS74301 configured to track the 3.3-V rail from a TPS54610. See Reference 1 for a complete schematic of TPS54xxx devices.

Figure 2 shows simultaneous power up of the 3.3-V and 1.5-V rails. Figure 3 shows that, with the pull-down circuitry (low-cost, bipolar transistors Q1 and Q2 and their supporting components) removed, the TPS74301 output voltage does not track down because the power-down load resistance is too high. The pull-down circuitry shown in



Figure 1 adds the pull-down resistor,  $\mathrm{R}_{\mathrm{PD}}$  , in parallel with  $\rm R_{L2}$ , which lowers the regulator's load resistance and its RC time constant ( $\rm R_{L2} \times C_{O2}$ ) during power down. This means that the TPS74301 output will track down as shown in Figure 4, since the  $R_{PD} \parallel (R_{L2} \times C_{O2})$  time constant is less than the  $R_{L1} \times C_{01}$  time constant.



# Figure 3. TPS74301 1.5-V output without

#### Figure 4. TPS74301 1.5-V output with power-down sequencing



1.5 V

R<sub>L2</sub>

C<sub>02</sub>

330 µF

The circuit in Figure 5 shows how to make all versions of the TPS74x01 family achieve "pseudo" simultaneous powerup/down sequencing by having  $V_{\rm OUT}$  follow  $\mathrm{V_{IN}}.$  When  $\mathrm{V_{IN}}$  is less than the sum of the output voltage and the regulator's dropout voltage  $(V_{DO})$  for a given output load, the regulator's pass element is operating in dropout. Therefore, if the load during power up/down is heavy enough, the regulator's output voltage could be below the voltage being tracked by  $\rm V_{\rm DO(max)}.$  Note that the soft-start capacitor,  $\rm C_{SS},$  must be set so that the TPS74x01 output ramps up faster than  $V_{IN}$ .

Figures 6 and 7 show power-up/down sequencing using the nontracking TPS74801 and TPS74201, respectively, with a 1.5-A output load and  $V_{OUT} = 1.5$  V. Since the TPS74801 has a higher dropout than the TPS74201, the difference between  $V_{\rm OUT}$  = 1.5 V and  $V_{IN}$  = 1.8 V is more noticeable in Figure 6 than in Figure 7. Figures 8 and 9 show the same results but with no load connected to the output and with  $\mathrm{V}_{\mathrm{OUT}}$  = 1.5 V. Notice in Figures 8b and 9b that on power down the output voltage stays high for a brief time (creating a ledge of sorts) until the pass element's reverse diode turns on to assist in discharging the output capacitance.



Vout

FB

**4.12 k**Ω

**4.75 k**Ω

TPS74x01

GND

#### Figure 5. Block diagram of TPS74x01 providing pseudo power-up/down sequencing



1.0 µF

4.7 µF

VIN

VBIAS

SS

C<sub>SS</sub>

#### Figure 6. TPS74801 1.5-V output with $R_{12} = 1 \Omega$

#### Figure 7. TPS74201 1.5-V output with $R_{L2}$ = 1 $\Omega$



#### Figure 8. TPS74801 1.5-V output with no load



#### Figure 9. TPS74201 1.5-V output with no load





#### Conclusion

To meet DSP and FPGA power-on requirements, many new DC/DC converters provide methods for controlling startup. Some also have integrated features to assist with those few DSPs and FPGAs that have power-down requirements. The TPS74x01 family of linear regulators easily provides simultaneous power-up sequencing and, with the assistance of simple pull-down circuitry and/or careful sizing of the load resistance at power down, provides two different methods for achieving simultaneous power-down sequencing.

#### Reference

For more information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/ *litnumber* and replace "*litnumber*" with the **TI Lit. #** for the materials listed below.

#### **Document Title**

TI Lit. #

 "TPS54680EVM-228 6-Amp, TPS54880EVM-228 8-Amp, SWIFT™ Regulator Evaluation Module," User's Guide ...slvu077

#### **Related Web sites**

power.ti.com

**www.ti.com/sc/device/***partnumber* Replace *partnumber* with TPS54610, TPS54680, TPS74201, TPS74301, or TPS74801

## **Index of Articles**

Title	lssue F	Page	Lit. No.
Data Acquisition			
Aspects of data acquisition system design	August 1999	. 1	SLYT191
Low-power data acquisition sub-system using the TI TLV1572	.August 1999	4	SLYT192
Evaluating operational amplifiers as input amplifiers for A-to-D converters	August 1999	7	SLYT193
Precision voltage references	November 1999	1	SLYT183
Techniques for sampling high-speed graphics with lower-speed A/D converters	November 1999	5	SLYT184
A methodology of interfacing serial A-to-D converters to DSPs	.February 2000	. 1	SLYT175
The operation of the SAR-ADC based on charge redistribution	.February 2000	.10	SLYT176
The design and performance of a precision voltage reference circuit for 14-bit and			
16-bit A-to-D and D-to-A converters	.May 2000	1	SLYT168
Introduction to phase-locked loop system modeling	.May 2000	5	SLYT169
New DSP development environment includes data converter plug-ins	.August 2000	1	SLYT158
Higher data throughput for DSP analog-to-digital converters	.August 2000	5	SLYT159
Efficiently interfacing serial data converters to high-speed DSPs	.August 2000	.10	SLYT160
Smallest DSP-compatible ADC provides simplest DSP interface	.November 2000	1	SLYT148
Hardware auto-identification and software auto-configuration for the			
TLV320AIC10 DSP Codec — a "plug-and-play" algorithm	.November 2000	8	SLYT149
Using quad and octal ADCs in SPI mode	.November 2000	.15	SLYT150
Building a simple data acquisition system using the TMS320C31 DSP	.February 2001	1	SLYT136
Using SPI synchronous communication with data converters — interfacing the	U		
MSP430F149 and TLV5616	.February 2001	7	SLYT137
A/D and D/A conversion of PC graphics and component video signals, Part 1: Hardware	.February 2001	.11	SLYT138
A/D and D/A conversion of PC graphics and component video signals, Part 2: Software	Ū		
and control	.July 2001	5	SLYT129
Intelligent sensor system maximizes battery life: Interfacing the MSP430F123			
Flash MCU, ADS7822, and TPS60311	.1Q, 2002	5	SLYT123
SHDSL AFE1230 application	.2Q, 2002	5	SLYT114
Synchronizing non-FIFO variations of the THS1206	.2Q, 2002	.12	SLYT115
Adjusting the A/D voltage reference to provide gain	.3Q, 2002	5	SLYT109
MSC1210 debugging strategies for high-precision smart sensors	.3Q, 2002	7	SLYT110
Using direct data transfer to maximize data acquisition throughput	.3Q, 2002	.14	SLYT111
Interfacing op amps and analog-to-digital converters	.4Q, 2002	5	SLYT104
ADS82x ADC with non-uniform sampling clock	.4Q, 2003	5	SLYT089
Calculating noise figure and third-order intercept in ADCs	.4Q, 2003	.11	SLYT090
Evaluation criteria for ADSL analog front end	.4Q, 2003	.16	SLYT091
Two-channel, 500-kSPS operation of the ADS8361	.1Q, 2004	5	SLYT082
ADS809 analog-to-digital converter with large input pulse signal	.1Q, 2004	8	SLYT083
Streamlining the mixed-signal path with the signal-chain-on-chip MSP430F169	.3Q, 2004	5	SLYT078
Supply voltage measurement and ADC PSRR improvement in MSC12xx devices	.1Q, 2005	5	SLYT073
14-bit, 125-MSPS ADS5500 evaluation	.1Q, 2005	.13	SLYT074
Clocking high-speed data converters	.1Q, 2005	.20	SLYT075
Implementation of 12-bit delta-sigma DAC with MSC12xx controller	.1Q, 2005	.27	SLYT076
Using resistive touch screens for human/machine interface	.3Q, 2005	5	SLYT209A
Simple DSP interface for ADS784x/834x ADCs	.3Q, 2005	.10	SLYT210
Operating multiple oversampling data converters	.4Q, 2005	5	SLYT222
Low-power, high-intercept interface to the ADS5424 14-bit, 105-MSPS converter for			
undersampling applications	.4Q, 2005	.10	SLYT223
Understanding and comparing datasheets for high-speed ADCs	.1Q, 2006	5	SLYT231
Matching the noise performance of the operational amplifier to the ADC	.2Q, 2006	5 ~	SLYT237
Using the ADS8361 with the MSP430 USI port	.3Q, 2006	5 ~	SLYT244
Clamp function of high-speed ADC THS1041	.4Q, 2006	5 ~	SLYT253
Conversion latency in delta-sigma converters	.2Q, 2007	5 ~	SLYT264
Calibration in touch-screen systems	.3Q, 2007	b	SLYT277

Title	Issue Pa	ge Lit. No.
Power Management		
Stability analysis of low-dropout linear regulators with a PMOS pass element	August 1999 10	SLVT194
Extended output voltage adjustment (0 V to 3 5 V) using the TI TPS5210	August 1999	SLYT195
Migrating from the TI TL770x to the TI TLC770x	August 1999	SLYT196
TI TPS5602 for powering TI's DSP	November 1999	SLYT185
Synchronous buck regulator design using the TI TPS5211 high-frequency		
hysteretic controller	November 199910	) SLYT186
Understanding the stable range of equivalent series resistance of an LDO regulator	November 199914	SLYT187
Power supply solutions for TI DSPs using synchronous buck converters		SLYT177
Powering Celeron-type microprocessors using TTs TPS5210 and TPS5211 controllers	February 200020	) SLYT178
Simple design of an ultra-low-ripple DC/DC boost converter with TPS60100 charge pump		SLYTT70
Low-cost, minimum-size solution for powering future-generation Geleron <sup>-1</sup> -type	M 9000 1/	
processors with peak currents up to 26 A		SLYTI(1
Advantages of using PMOS-type low-dropout linear regulators in battery applications	August 2000	SLYT161
Understanding the lead transient rear area of LDOs	August 2000	SLI1102
Comparison of different neuron supplies for neutoble DCD solutions	November 200018	5LTI101
working from a single call bettow	November 2000 2/	CI V/T159
Optimal design for an interleaved are shown as hugh converter under high class rate		E SLITIDZ
Optimal design for an interleaved synchronous buck converter under high-siew-rate,	Eabmager 2001 15	CI V/T120
49 V/. 49 V hot away applications		SLI1139
-40-V/+40-V not-swap applications		SLI1140
Power supply solution for DSRs using the TPS62000 huels converter	July 2001	SLI1130
Dever control design key to realizing InfiniBand <sup>®</sup> honofite	10 2002 10	SLITISI
Comparing magnetic and piezoelectric transformer approaches in CCEL applications	10 200210	SLITI24
Why use a wall adapter for ac input newor?	10 2002	SLI1125
WIFT <sup>™</sup> Designer newer supply design program	20 2002	S SLITI20 S SIVT116
Ontimizing the switching frequency of ADSL newer supplies	20 2002	SLITIO
Powering electronics from the USB nort	20 2002	SLVT118
Using the UCC3580-1 controller for highly efficient 3.3-V/100-W isolated supply design	40,2002	SLVT105
Power conservation options with dynamic voltage scaling in portable DSP designs	40 2002 12	SLYT106
Inderstanding niezoelectric transformers in CCFL backlight applications	40 2002 18	SLYT107
Load-sharing techniques: Paralleling nower modules with overcurrent protection	10 2003	SLYT100
Using the TPS61042 white-light LED driver as a boost converter	10, 2003 7	SLYT101
Auto-Track <sup>™</sup> voltage sequencing simplifies simultaneous power-up and power-down	30, 2003	SLYT095
Soft-start circuits for LDO linear regulators	30, 2003	SLYT096
UCC28517 100-W PFC power converter with 12-V 8-W bias supply Part 1	30, 2003	SLYT097
UCC28517 100-W PFC power converter with 12-V 8-W bias supply. Part 2	40, 2003 21	SLYT092
LED-driver considerations		SLYT084
Tips for successful power-up of today's high-performance FPGAs		SLYT079
A better bootstrap/bias supply circuit		B SLYT077
Understanding noise in linear regulators		SLYT201
Understanding power supply ripple rejection in linear regulators	2Q, 2005	SLYT202
Miniature solutions for voltage isolation		SLYT211
New power modules improve surface-mount manufacturability		SLYT212
Li-ion switching charger integrates power FETs		SLYT224
TLC5940 dot correction compensates for variations in LED brightness		SLYT225
Powering today's multi-rail FPGAs and DSPs, Part 1	1Q, 2006	SLYT232
TPS79918 RF LDO supports migration to StrataFlash® Embedded Memory (P30)	1Q, 2006	SLYT233
Practical considerations when designing a power supply with the TPS6211x	1Q, 2006	SLYT234
TLC5940 PWM dimming provides superior color quality in LED video displays		) SLYT238
Wide-input dc/dc modules offer maximum design flexibility		SLYT239
Powering today's multi-rail FPGAs and DSPs, Part 2		3 SLYT240
TPS61059 powers white-light LED as photoflash or movie light		3 SLYT245
TPS65552A powers portable photoflash		SLYT246
Single-chip bq2403x power-path manager charges battery while powering system		SLYT247
Complete battery-pack design for one- or two-cell portable applications		SLYT248
A 3-A, 1.2-V <sub>OUT</sub> linear regulator with 80% efficiency and $P_{\rm LOST} < 1~W$	4Q, 2006	SLYT254

Title	Issue	Page	Lit. No.
Power Management (Continued)			
bq25012 single-chip, Li-ion charger and dc/dc converter for Bluetooth® headsets	.4Q, 2006	13	SLYT255
Fully integrated TPS6300x buck-boost converter extends Li-ion battery life	.4Q, 2006	15	SLYT256
Selecting the correct IC for power-supply applications	.1Q, 2007	5	SLYT259
LDO white-LED driver TPS7510x provides incredibly small solution size	.1Q, 2007	9	SLYT260
Power management for processor core voltage requirements	$.1Q, 2007 \ldots$	11	SLYT261
Enhanced-safety, linear Li-ion battery charger with thermal regulation and	20. 2007	0	CI VTOCO
Input overvoltage protection	.2Q, 2007	8	SLI 1209
Dever management solutions for tologom systems improve performance, cost, and cize	$2Q, 2007 \dots$	10	SLI 1270 SI VT978
TOWER-Intallagement solutions for telecom systems improve performance, cost, and size	30,2007	10	SLI 1270 SLVT270
Get low-noise low-rinnle high-PSRR nower with the TPS717xx	30,2007	14	SLYT280
Simultaneous power-down sequencing with the TPS74x01 family of linear regulators	30, 2007		SLYT281
Interfece (Dete Transmission)			0111101
INTERIACE (DATA TRANSMISSION)	A	10	
TIA/EIA-508A Category 5 cables in low-voltage differential signaling (LVDS)	.August 1999	10	SLIT197
Skow definition and jitter analyzia	Fobruory 2000	· · ·17	SLI 1100 SI VT170
IVDS receivers solve problems in non-IVDS applications	February 2000 .	29 33	SLITI79 SLVT180
IVDS receivers solve problems in non-invols applications	May 2000	19	SLYT172
Performance of LVDS with different cables	August 2000	30	SLYT163
A statistical survey of common-mode noise	November 2000	30	SLYT153
The Active Fail-Safe feature of the SN65LVDS32A	November 2000	35	SLYT154
The SN65LVDS33/34 as an ECL-to-LVTTL converter	July 2001	19	SLYT132
Power consumption of LVPECL and LVDS	.1Q, 2002	23	SLYT127
Estimating available application power for Power-over-Ethernet applications	.1Q, 2004	18	SLYT085
The RS-485 unit load and maximum number of bus connections	.1Q, 2004	21	SLYT086
Failsafe in RS-485 data buses	.3Q, 2004	16	SLYT080
Maximizing signal integrity with M-LVDS backplanes	.2Q, 2005	11	SLYT203
Device spacing on RS-485 buses	.2Q, 2006	25	SLYT241
Improved CAN network security with TI's SN65HVD1050 transceiver	.3Q, 2006	17	SLYT249
Detection of RS-485 signal loss	.4Q, 2006	18	SLYT257
Enabling high-speed USB OTG functionality on TI DSPs	.2Q, 2007	18	SLY1271
Amplifiers: Audio			
Reducing the output filter of a Class-D amplifier	.August 1999	19	SLYT198
Power supply decoupling and audio signal filtering for the Class-D audio power amplifier	.August 1999	24	SLYT199
PCB layout for the TPA005D1x and TPA032D0x Class-D APAs	February 2000		SLYT182
An audio circuit collection, Part 1	November 2000	39 	SLYT141
Notobook computer ungrado path for audio powor amplifiore	February 2001 .		SLI1141 SIVT142
An audio circuit collection Part 2	February 2001	27	SLYT145
An audio circuit collection, Part 2	July 2001		SLYT134
Audio power amplifier measurements	July 2001		SLYT135
Audio power amplifier measurements. Part 2	.1Q. 2002		SLYT128
Amplificate: On Ampo			
Amplifiers: Up Amps	N. 1 1000	20	01.1/11.00
Single-supply op amp design	November 1999	20	SLYT189
Reducing crosstalk of an op amp on a PCB	November 1999	23	SLYT190
Matching operational amplifier bandwidth with applications	May 2000	30 	SLI1181 SLVT172
Using a decomponented on amp for improved performance	May 2000	<u>2</u> 2	SLI1173 SIVT174
Design of on amp sine wave oscillators	May 2000	<u>20</u> 22	SLITI(4 SIVT164
Fully differential amplifiers	August 2000		SLT104 SLVT165
The PCB is a component of on amp design	August 2000		SLYT166
Reducing PCB design costs: From schematic capture to PCB lavout	August 2000	48	SLYT167
Thermistor temperature transducer-to-ADC application	November 2000	44	SLYT156
Analysis of fully differential amplifiers	November 2000		SLYT157

Title	Issue	Page	Lit. No.
Amplifiers: Op Amps (Continued)			
Fully differential amplifiers applications: Line termination, driving high-speed ADCs,			
and differential transmission lines	February 2001 .	32	SLYT143
Pressure transducer-to-ADC application	February 2001 .	38	SLYT144
Frequency response errors in voltage feedback op amps	February 2001 .	48	SLYT146
Designing for low distortion with high-speed op amps	July 2001	25	SLYT133
Fully differential amplifier design in high-speed data acquisition systems	2Q, 2002	35	SLYT119
Worst-case design of op amp circuits	2Q, 2002	42	SLYT120
Using high-speed op amps for high-performance RF design, Part 1	2Q, 2002	46	SLYT121
Using high-speed op amps for high-performance RF design, Part 2	3Q, 2002	21	SLYT112
FilterPro <sup>™</sup> low-pass design tool	3Q, 2002	24	SLYT113
Active output impedance for ADSL line drivers	4Q, 2002	24	SLYT108
RF and IF amplifiers with op amps	1Q, 2003	9	SLYT102
Analyzing feedback loops containing secondary amplifiers	1Q, 2003	14	SLYT103
Video switcher using high-speed op amps	3Q, 2003	20	SLYT098
Expanding the usability of current-feedback amplifiers	3Q, 2003	23	SLYT099
Calculating noise figure in op amps	4Q, 2003	31	SLYT094
Op amp stability and input capacitance	1Q, 2004	24	SLYT087
Integrated logarithmic amplifiers for industrial applications	1Q, 2004	28	SLYT088
Active filters using current-feedback amplifiers	3Q, 2004	21	SLYT081
Auto-zero amplifiers ease the design of high-precision circuits	2Q, 2005	19	SLYT204
So many amplifiers to choose from: Matching amplifiers to applications	3Q, 2005	24	SLYT213
Instrumentation amplifiers find your needle in the haystack	4Q, 2005	25	SLYT226
High-speed notch filters	1Q, 2006	19	SLYT235
Low-cost current-shunt monitor IC revives moving-coil meter design	2Q, 2006	27	SLYT242
Accurately measuring ADC driving-circuit settling time	1Q, 2007	14	SLYT262
New zero-drift amplifier has an $I_Q$ of 17 $\mu A$	2Q, 2007	22	SLYT272
General Interest			
Synthesis and characterization of nickel manganite from different carboxylate			

Synthesis and characterization of nickel manganite from different carboxylate		
precursors for thermistor sensors	February 200152	SLYT147
Analog design tools		SLYT122
Spreadsheet modeling tool helps analyze power- and ground-plane voltage drops		
to keep core voltages within tolerance		SLYT273

### TI Worldwide Technical Support

#### **Internet**

#### TI Semiconductor Product Information Center Home Page support.ti.com

#### TI Semiconductor KnowledgeBase Home Page

support.ti.com/sc/knowledgebase

### **Product Information Centers**

#### Americas

 Phone
 +1(972) 644-5580

 Fax
 +1(972) 927-6377

 Internet/Email
 support.ti.com/sc/pic/americas.htm

#### Europe, Middle East, and Africa

Phone

00800-ASK-TEXAS (00800 275 83927)
+49 (0) 8161 80 2121
+7 (4) 95 98 10 701

**Note:** The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

Fax	+(49) (0) 8161 80 2045
Internet	support.ti.com/sc/pic/euro.htm

#### Japan

Fax	International	+81-3-3344-5317
	Domestic	0120-81-0036
Internet/Email	International	support.ti.com/sc/pic/japan.htm
	Domestic	www.tij.co.jp/pic

#### Asia

Phone		
International		+886-2-23786800
Domestic		Toll-Free Number
Australia		1-800-999-084
China		800-820-8682
Hong Kong		800-96-5941
India		+91-80-41381665 (Toll)
Indonesia		001-803-8861-1006
Korea		080-551-2804
Malaysia		1-800-80-3973
New Zealand		0800-446-934
Philippines		1-800-765-7404
Singapore		800-886-1028
Taiwan		0800-006800
Thailand		001-800-886-0010
Fax	+886-2-2378-6808	
Email tiasia@ti.com		n or ti-china@ti.com
Internet support.ti.co		m/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

A062907

Auto-Track, FilterPro, SWIFT and TurboTrans are trademarks of Texas Instruments. The Bluetooth word mark and logos are owned by the Bluetooth SIG, Inc., and any use of such marks by Texas Instruments is under license. Celeron is a trademark and StrataFlash is a registered trademark of Intel Corporation. InfiniBand is a service mark of the InfiniBand Trade Association. All other trademarks are the property of their respective owners.

SLYT276