Product details

Resolution (Bits) 32 Sample rate (max) (ksps) 2 Number of input channels 2 Interface type SPI Architecture Delta-Sigma Input type Differential Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 2.5 Input voltage range (min) (V) -2.5 Features GPIO, PGA Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 5 Analog supply (min) (V) 3 Analog supply voltage (max) (V) 5.5 SNR (dB) 121 Digital supply (min) (V) 1.65 Digital supply (max) (V) 3.6
Resolution (Bits) 32 Sample rate (max) (ksps) 2 Number of input channels 2 Interface type SPI Architecture Delta-Sigma Input type Differential Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 2.5 Input voltage range (min) (V) -2.5 Features GPIO, PGA Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 5 Analog supply (min) (V) 3 Analog supply voltage (max) (V) 5.5 SNR (dB) 121 Digital supply (min) (V) 1.65 Digital supply (max) (V) 3.6
VQFN (RHB) 32 25 mm² 5 x 5
  • Power consumption:
    • PGA operation: 5mW (typical)
    • Buffer operation: 3mW (typical)
  • Dynamic range:
    • PGA gain: 1, 500SPS (122dB, typical)
    • Buffer operation: 500SPS (122dB, typical)
  • THD: < –120dB (typical)
  • CMRR: 120dB (typical)
  • Flexible digital filter:
    • Selectable sinc + FIR + IIR
    • Linear or minimum phase
    • High-pass filter
  • Data rates: 125SPS to 2000SPS
  • PGA gains: 1 to 64
  • SYNC input
  • Clock error compensation
  • Two-channel multiplexer
  • Offset and gain calibration
  • General-purpose digital I/Os
  • Analog supply operation: 5V, 3.3V, or ±2.5V
  • Power consumption:
    • PGA operation: 5mW (typical)
    • Buffer operation: 3mW (typical)
  • Dynamic range:
    • PGA gain: 1, 500SPS (122dB, typical)
    • Buffer operation: 500SPS (122dB, typical)
  • THD: < –120dB (typical)
  • CMRR: 120dB (typical)
  • Flexible digital filter:
    • Selectable sinc + FIR + IIR
    • Linear or minimum phase
    • High-pass filter
  • Data rates: 125SPS to 2000SPS
  • PGA gains: 1 to 64
  • SYNC input
  • Clock error compensation
  • Two-channel multiplexer
  • Offset and gain calibration
  • General-purpose digital I/Os
  • Analog supply operation: 5V, 3.3V, or ±2.5V

The ADS1288 is a 32-bit, low-power, analog-to-digital converter (ADC), with a programmable gain amplifier (PGA) and a finite impulse response (FIR) filter. The ADC is designed for the demanding requirements of seismology equipment requiring low power consumption to extend battery run time.

The low-noise PGA extends the ADC dynamic range through gains 1 to 64. The PGA allows direct connection to geophones and transformer-coupled hydrophones without the need of an external amplifier. The optional unity-gain buffer reduces power consumption.

The ADC incorporates a high-resolution, delta-sigma (ΔΣ) modulator and a FIR filter with programmable phase response. The high-pass filter removes dc and low-frequency content from the signal. Clock frequency error is compensated by the sample rate converter with up to 7ppb frequency accuracy.

The ADC supports 3.3V operation to minimize device power consumption. Power consumption is 3mW (typical) in buffer mode operation and 5mW (typical) in PGA mode operation.

The ADC is available in a compact 5mm × 5mm VQFN package and is fully specified over the –40°C to +85°C ambient temperature range.

The ADS1288 is a 32-bit, low-power, analog-to-digital converter (ADC), with a programmable gain amplifier (PGA) and a finite impulse response (FIR) filter. The ADC is designed for the demanding requirements of seismology equipment requiring low power consumption to extend battery run time.

The low-noise PGA extends the ADC dynamic range through gains 1 to 64. The PGA allows direct connection to geophones and transformer-coupled hydrophones without the need of an external amplifier. The optional unity-gain buffer reduces power consumption.

The ADC incorporates a high-resolution, delta-sigma (ΔΣ) modulator and a FIR filter with programmable phase response. The high-pass filter removes dc and low-frequency content from the signal. Clock frequency error is compensated by the sample rate converter with up to 7ppb frequency accuracy.

The ADC supports 3.3V operation to minimize device power consumption. Power consumption is 3mW (typical) in buffer mode operation and 5mW (typical) in PGA mode operation.

The ADC is available in a compact 5mm × 5mm VQFN package and is fully specified over the –40°C to +85°C ambient temperature range.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet ADS1288 32-Bit, Delta-Sigma ADC for Seismic Applications datasheet PDF | HTML 01 Feb 2024
Application note Digital Filter Types in Delta-Sigma ADCs (Rev. A) PDF | HTML 29 Mar 2023

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADS1285EVM-PDK — ADS1285 performance demonstration kit for 32-bit high-resolution two-channel delta-sigma ADC

The ADS1285 evaluation module (EVM) performance demonstration kit (PDK) is a platform that combines the ADS1285EVM-PDK and a precision host interface (PHI) controller board. The PHI controller board allows the ADS1285EVM to connect to a computer via a USB port, which interfaces with software that (...)

User guide: PDF | HTML
Not available on TI.com
Calculation tool

ANALOG-ENGINEER-CALC — Analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
VQFN (RHB) 32 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos