

# Time Budgeting of the FlatLink™ Interface



1997

**Mixed Signal Products** 





SLLA013

## Time Budgeting of the FlatLink Interface

Kevin Gingerich, Technical Staff

SLLA013 June 1997







#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

## Time Budgeting of the FlatLink Interface

#### ABSTRACT

This document describes the FlatLink<sup>™</sup> point-to-point data-transmission interface that provides better than a two-to-one reduction in the number of signal lines used for synchronous parallel data-bus structures.

#### Introduction

FlatLink is a point-to-point data transmission interface that provides better than a two-to-one reduction in the number of signal lines used for synchronous parallel data-bus structures with no loss in data throughput. To accomplish this reduction, the FlatLink interface receives single-ended data at clock frequencies up to 67 MHz and increases the data-signaling rate seven times up to  $\pm 469$  Mbps. At this transfer rate, the understanding and controlling of the interface timing is critical to successful designs. This application report defines the timing parameters and gives an example of a timing budget for a FlatLink interface.

This application report provides some guidelines for the time budgeting of the FlatLink interface. The guidelines are, by necessity, rather general and conservative due to the statistical nature of jitter and the uncertainties of the application constraints. An example budget is provided that can be adapted by users for their designs.

### System Definition

The block diagram in Figure 1 shows a typical application of a FlatLink interface in which a host controller presents parallel single-ended input data to a FlatLink transmitter at a nominal clock frequency of 65 MHz. The data is compressed and transmitted differentially to a connector on the host circuit card and through one-half meter of unshielded twisted-pair cabling to a target connector. The target connector is mounted to a circuit board and connected to the inputs of a FlatLink receiver for data decompression and presentation to the target controller at a 65-MHz frequency.




Figure 1. Typical FlatLink Interface

### Host Controller-to-Transmitter

Beginning at the host controller, the data output setup time,  $t_{su}$ , and hold time,  $t_{h1}$ , relative to either the rising or falling edge of the clock should be ensured (see CLK1 and SIG1 in Figure 2). These parameters provide the amount of time the data signals are valid prior to and after the clock edge. The CLK1 and SIG1 signals from the host controller propagate over the conductive paths of the printed circuit board (PCB) to the inputs of the FlatLink transmitter. The time delay of any two paths (designated as  $t_{d1}$  and  $t_{d2}$  in Figure 2) is slightly different due to length and electrical property differences. This delay skewing of the signals reduces the setup and hold times available at the inputs (TXDn) to the FlatLink transmitter by the magnitude their maximum difference,  $|t_{d1-2}|$ .  $|t_{d1-2}|$  must be held to less than  $t_{su1}$  minus the transmitter-input setup time of 3 ns and  $t_{h1}$  minus the transmitter-input hold time of 1.5 ns.

#### **Transmitter to Receiver**

The transmitter performs the parallel-to-serial conversions and outputs the serial-data streams. The conversion at a frequency of the internal clock (TX7XCLK) that is seven times that of CLK1. The time accuracy of the serial-data transition edges, with respect to the output clock (TXCLKOUT), is a function of the input-clock jitter and internal delay skews. With low input-clock peak-to-peak jitter (< 50 ps), the accuracy is  $\pm 4200$  ps relative to the output-clock edges. This timing inaccuracy is designated as output skew,  $t_{sk(o)}$ , and is primarily caused by the differences in the internal delays of the transmitter.

Because the data and clock outputs of the transmitter are synchronized to the same internal clock, the jitter-induced timing error at the transmitter outputs,  $t_{sk(oj)}$ , is the same as that which would occur during changes to TX7XCLK between TXCLKOUT transitions. There is no effective measurement of this effect and budgeting only can be made by an analytical approach. By modeling the PLL response as a simple single-pole low-pass filter with a -3-dB  $f_{o}$ , the response of the first TX7XCLK period to a unit-step change in the input-clock frequency can be approximated as shown in Equation 1.

$$t_{sk(oj)} \approx t_{jin} \left(1 - e \frac{-2\pi t_c f_0}{7}\right)$$
 (1)

Where:  $t_{jin}$  = the magnitude of a unit-step change in the input clock period,  $t_c$ .

From the transmitter outputs, the difference in  $t_{d3}$  and  $t_{d4}$  decreases the data edge-placement accuracy at the host connector.

The interconnecting media or cable is, almost always, the prime contributor to timing uncertainty. In addition, delay skew and intersymbol interference (ISI) can be significant factors. The time uncertainty caused by ISI is a result of signal propagation velocity variation with frequency and is a function of the electrical properties of the media, its length, and the data pattern. When the serial-data streams reach the target connector, the time uncertainty of the data-edge placements is increased by  $|t_{d3-4}|$ ,  $|t_{d5-6}|$  and ISI over that of the transmitter outputs (see Figure 2).

After the signals reach the target connector, a small timing inaccuracy is added with the delay skew from  $t_{d7}$  and  $t_{d8}$  before the signals reach the inputs to a FlatLink receiver (see Figure 2).

The time uncertainty of a data-signal transition to the clock signal at the receiver inputs can be approximated as shown in equation 2.

$$\sum \mathbf{t}_{sk} = \mathbf{t}_{sk(0)} + \mathbf{t}_{(0j)} + \left(\mathbf{t}_{d3} - \mathbf{t}_{d4}\right) + \left(\mathbf{t}_{d5} - \mathbf{t}_{d6}\right) + \mathrm{ISI} + \left(\mathbf{t}_{d7} - \mathbf{t}_{d8}\right)$$
(2)




Figure 3. FlatLink Interface Timing Diagram

4

Correct receipt depends upon valid data when latched by the internal receiver clock, RX7XCLK. This process is internal to the receiver and an indirect means of determining the internal setup and hold-time requirements is necessary. The setup and hold-time requirements can be determined by measuring the receiver skew margin,  $t_{RSKM}$  (see Figure 3). To perform the measurement, the input-clock period must be stabilized. RXCLKIN is then advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance or delay is then reduced until there are no data errors observed. The magnitude of the advance or delay is then  $t_{RSKM}$  for that particular clock frequency and a direct measurement of the budgeted timing margin.




Figure 4. t<sub>RSKM</sub>, t<sub>su</sub>, and t<sub>h</sub> Waveforms

By measurements and characterization with a stable  $t_c$ , the internal setup time,  $t_{su}$ , and hold time,  $t_h$ , is ensured to be less than  $\pm 600$  ps. This allows  $t_{RSKM}$ , in the absence of jitter, to be determined as shown in equation 3. However,  $t_c$  can be anything but stable and an allowance must be made for time variation of  $t_c$  or jitter. A system-jitter model for the PLL response and identical PLLs for the transmitter and receiver is shown in Figure 4. The unit-step response of the first RX7XCLK period is shown in equation 4.




Figure 5. System-Jitter model

$$t_{jRX} \approx t_{jin} \left(1 - e^{-2\pi t c f o}\right) \left(1 - e^{-\frac{2\pi t c f o}{7}}\right)$$
(4)

Since  $t_{jRX}$  is an approximation for the variation of  $t_c$  seen inside the receiver, it subtracts directly from  $t_{RSKM}$ . The major timing errors have been accounted for and the timing requirement is determined as shown in equation 5.

$$\mathbf{t_{jRX}} + \sum \mathbf{t_{sk}} < \mathbf{t_{RSKM}}$$
(5)

## **Receiver to Target Controller**

The FlatLink receiver performs the serial-to-parallel conversion and presents the parallel data (RXDn) 5 ns before and holds it 5 ns after the falling edge of the output clock (RXCLKOUT). Any of the RXDn bits are delayed over their path to the receiving controller and are skewed by the delay time difference  $|t_{d9} - t_{d10}|$ . This delay skew must be added to the 5-ns setup and hold times of the receiver to derive the setup time ( $t_{su2}$ ) and hold time ( $t_{h2}$ ) requirements of the receiving controller.

#### **Examples**

6

The timing budget of the interface is actually three distinct budgets; the host controller to the transmitter, the transmitter to receiver, and the receiver to the target controller. These budget examples are shown in Tables 1 through 3. All three tables exemplify a single transmitter and receiver operating at a nominal clock frequency of 65 MHz. Printed-circuit boards are assumed to be FR4 and controlled impedance.

PARAMETER	FROM	то	BUDGET	TIMING MAR- GIN	COMMENTS
tsu1 th1	Host controller			5000 ps/5000 ps	
$ t_{d1} - t_{d2} $	Host controller	Transmitter	150 ps	4850 ps/4850 ps	About 15 mm (0.6 in) dif- ference of electrical
t <sub>su</sub> t <sub>h</sub>		Transmitter	3000 ps/1500 ps	850 ps/3350 ps	

Table 1. Example Timing Budget Between Host Controller and FlatLink Transmitter

#### Table 2. Example Timing Budget Between Transmitter and Receiver

PARAMETER	FROM	то	BUDGET	TIMING MARGIN	COMMENTS
<sup>t</sup> RSKM		Receiver		490 ps	Equation 3 with $t_c = 15.4$ ns
<sup>t</sup> RSKM		Receiver		490 ps	Equation 3 with $t_c = 15.4$ ns
<sup>t</sup> sk(o)	Transmitter		200 ps	290 ps	Worst case
<sup>t</sup> sk(oj)	Transmitter		40 ps	250 ps	Equation 1 with $t_c = 15.4 \text{ ns}$ , $f_0 = 2 \text{ MHz}$ , and $t_{jin} = 1.5 \text{ ns}$
$\left t_{d3}^{}-t_{d4}^{}\right $	Transmitter	Host connector	30 ps	220 ps	About 5 mm (0.2 in) difference of electrical path lengths
t <sub>d5</sub> - t <sub>d6</sub>	Host connector	Target connector	60 ps	160 ps	120 ps/m delay skew and 0.5 m (3.28 ft) twisted-pair cable
ISI	Host connector	Target connector	40 ps	120 ps	0.5 m (3.28 ft) of good quality twisted-pair cable
t <sub>d7</sub> - t <sub>d8</sub>	Peripheral connector	Receiver	60 ps	60 ps	0.5 m (3.28 ft) of good quality twisted-pair cable
<sup>t</sup> jRX	Transmitter	Receiver	50 ps	10 ps	Equation 4 with $t_c = 15.4 \text{ ns}$ , $f_o = 2 \text{ MHz}$ , and $t_{jin} = 1.5 \text{ ns}$

#### Table 3. Example Timing Budget Between Receiver and Target Controller

PARAMETER	FROM	то	BUDGET	TIMING MAR- GIN	COMMENTS
tsu th	Receiver			5000 ps/5000 ps	
t <sub>d9</sub> - t <sub>d10</sub>	Receiver	Target controller	150 ps	4850 ps/4850 ps	About 15 mm (0.6 in) difference of electrical
$\frac{t_{su2}}{t_{h2}}$		Receiving controller	4000 ps/2000 ps	850 ps/2850 ps	

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated