Power supply solution for DDR bus termination

By Robert Kollman, Senior Applications Manager, Power Management John Betten, Applications Engineer, Power Management and Bang S. Lee, Application Specialist, Power Management


Introduction

Power dissipation in CMOS logic systems is related to the clock frequency, the input capacitance of the various gates within the system, and the supply voltage. As device feature sizes, and hence supply voltages, have been reduced, significant gains have been made in lowering system power dissipation. Reduced dissipation and higher operating speeds of these lower-voltage devices have allowed system clock frequencies to be pushed into the hundreds of megahertz. At these very high clock frequencies, clock distribution changes from the digital world back into the analog world. Controlled impedances, properly terminated buses, and minimal cross-coupling provide a high-fidelity clock signal. Traditionally, logic systems have been designed to clock data on only one edge of the clock, while the new double data rate (DDR) memories clock on both the leading and falling edges of the clock. This doubles the data rate while slightly increasing system power dissipation.

The increased data rate requires that the clock distribution network be carefully designed to minimize ringing and reflections that can inadvertently clock logic devices. Two possible bus termination schemes are presented in Figure 1. In Figure 1a, bus termination resistors are placed at the

end of the distribution network and are connected to ground. If the bus driver is in the low state, the resistors have zero dissipation. In the high state, the resistors dissipate power equal to the supply voltage (V_{DD}) squared divided by the bus resistance. With a random voltage on the bus, the average loss is the supply voltage squared divided by twice the bus resistance. In Figure 1b, the termination resistor is connected to a supply voltage (V_{TT}) that is one-half the V_{DD} voltage. The dissipation in the termination resistor is then constant regardless of the supply voltage and is equal to V_{TT} [or ($V_{DD}/2$)] squared divided by the termination resistance. This results in a factor of two power savings when compared with the first approach (in case a bus signal is high 50% of the time and low 50% of the time), but at the cost of an additional power supply. The requirements of this power supply are a little unique. First, its output needs to be one-half the driver voltage (V_{DD}). Second, it needs to both source and sink current. When the driver output voltage is low, current flows from the V_{TT} supply into the driver. However, when the driver is high, current flows from the driver into the supply. Third, the supply needs to go from either operating mode into the other mode as the system data changes.

Continued on next page



Continued from previous page


Topology

Figure 2 shows the power supply topology proposed for DDR applications. Depending on output-current demands, the circuit operates in two modes. With a sourcing requirement, the circuit operates as a synchronous buck power stage taking input power from the source and providing it to the load; however, with a sinking requirement, the circuit operates as a synchronous boost power stage taking power from the output and returning it to the input. These two different operating modes create challenges in maintaining good efficiency and good transient response.

With the DDR supply operating as a boost and buck converter, a new scheme to control switching of the MOSFET power switches is needed. In synchronous buck control schemes, the transition from where the high-side MOSFET conducts to where the low-side MOSFET conducts and

the transition from where the low-side MOSFET conducts to where the high-side MOSFET conducts have been handled differently. The high-side to low-side transition can be made almost without loss. The high-side switch can be turned off, allowing the inductor to swing the phase voltage to zero. A comparator can be used to sense the phase voltage and turn the bottom switch on with zero volts across it, resulting in zero voltage switching of both devices. The other transition is hard switched; and losses are incurred because the phase voltage must be switched positive, resulting in cross-conduction and capacitive loss. In the boost mode of operation, the zero-voltage-switching transition occurs at the low-side to high-side transition; and the hard switching occurs as the inductor node is pulled low. This means that a control strategy is needed to respond to the two operating modes to maintain good efficiency.

Figures 3 and 4 illustrate waveforms of the two operating modes. The waveform in Figure 3 shows the phase







Figure 4. Phase voltage while sinking current




voltage during the buck mode of operation. At the left side, the bottom switch is on. Later the current starts to transition to the internal diode, and the top switch is turned on in a short time. The top switch conducts at the proper duty factor and is then turned off. The inductor then drives the phase voltage toward the low rail. The bottom catch diode (body diode of the synchronous FET) limits the voltage, at which time the bottom switch is then turned back on. The waveform in Figure 4 shows the phase voltage during the boost mode of operation and starts with the bottom FET switch on. The bottom synchronous FET is then turned off, and the phase voltage is driven positive by the inductor. The top diode conducts for a brief amount of time before the top switch is turned on. This transition allows both switches to be turned on and off without loss. The high-to-low transition begins with the top switch turning off and current transitioning to its internal diode.

With two modes of operation, it is not intuitive what the control characteristics of the supply should be. In the buck operating mode, the supply will maintain output voltage (V_{TT}) independently of output current and input voltage. In the boost operating mode, the supply will maintain input voltage (V_{TT}) independently of output voltage and output current. The supply is just a buck converter operating at less-than-positive output current. As shown in Figure 5, loop gain is essentially independent of operating mode.


TL5002 controller

Figure 6 presents the block diagram of a new, very simple and inexpensive IC available for DDR control, the TL5002. Rated for 3.6- to 40-V operations, it can be used in a number of applications besides DDR. The monolithic chip contains minimal circuitry to perform frequency generation, voltage regulation, and pulse width modulation (PWM). The operating frequency can be programmed up to 500 kHz by a single external resistor. An error amplifier with



uncommitted inputs is provided to compare the V_{TT} output voltage to one-half the V_{DD} supply. The amplifier has a gain bandwidth product of almost 3 MHz, allowing a wide control loop bandwidth. The output of the error amplifier is internally compared against a sawtooth waveform generated by the oscillator and sets the pulse width during normal operation. A third input to the comparator provides a soft-start function during the initial turn-on interval and can be used to set a maximum pulse width. An internal current source provides this feature with minimal external components. An under-voltage lockout circuit prevents spurious operation during a low-input-voltage condition by gating an output AND gate. The output of the chip is an open-collector transistor that is easily interfaced to a number of drive circuits.

Continued on next page



Continued from previous page

Prototype performance

The schematic of a power supply that can be used to power DDR memory is shown in Figure 7. This circuit is available as an evaluation module from Texas Instruments (SLVP180C). The top and bottom power MOSFETs are switched on and off by the TPS2837, a high-/low-side synchronous MOSFET driver, while the TL5002 controller maintains the output-voltage regulation. The TL5002's regulation method differs from that of a typical controller that contains a fixed internal reference voltage. In the TL5002, an external voltage is used in place of the internal reference voltage. The reference voltage input to the tracking regulator (designated $V_{\mbox{DDQ}})$ is typically scaled by 0.5 to provide an output voltage equal to one-half of V_{DDQ} . The TL5002 then compares this scaled voltage to the sensed output voltage and creates an error signal that is used to adjust the on time of the top-side MOSFETs.

The TL5002 EVM DDR tracking regulator operates in voltage-mode control and has a nominal switching frequency of 400 kHz. The high-side and low-side switches

are each implemented with two parallel connected SO-8 package FETs to reduce the power dissipation in each device to an acceptable level for an SO-8 package. Heavy copper etch is used on multiple layers to spread the heat away from the MOSFETs and distribute it across the PWB. An input filter inductor minimizes the ripple voltage imposed back on the input voltage source. Two high-side MOSFETs and two low-side MOSFETs provide the optimal combination to handle the power dissipated as switching and conduction losses in the MOSFETs. Although this design is optimized for 12 A, changing the quantity of top and bottom FETs can generate more or less output current. If a total of one top and one bottom FET were used, the output current capability would be approximately 6 A. Several other design factors would need to be taken into account. Fewer input capacitors are needed to handle the input ripple current, and an output inductor rated for less current reduces the overall circuit area. If higher output current were desired, more MOSFETs and a larger inductor would be required. In addition, a second TPS2837 FET driver may be required due to the power dissipation limits of the driver package. A 40-A design utilizing a second





Figure 7. TL5002 EVM schematic

TPS2837 driver and a total of ten top and bottom FETs has been built and successfully tested. Thus, this design is scalable to the output current needed by increasing the power dissipation capability of the power stage.

Figure 8 shows the transient output voltage performance. The bottom waveform shows the output current transitioning from sinking -12 A to sourcing 12 A of current. The top waveform shows the resulting output-voltage transients. The power supply maintains voltage regulation within an acceptable window of 40 mV at these extreme conditions. The current being sourced from or sunk into the tracking regulator is a function of the address data states being driven and the amount of memory being addressed. This test is an extreme of all the data lines simultaneously changing from one state to another (see the test set-up in Figures 3-1 and 3-2 of Reference 1). Actual operating conditions likely will not be as severe.


Figure 9 shows the measured efficiency of the TL5002 EVM while operating as a tracking regulator with $5-V_{IN}$ and 1.25-V_{DC} output (V_{DDQ} is equal to 2.5 V). Efficiency is good and approaches 86% even with the low-voltage output of 1.25 V. Higher efficiency is possible with an increase in MOSFET count and cost. The efficiency when sourcing current is higher than it is when sinking current. Improvements in the sinking-current mode can be made with the introduction of faster power switches or a different control method. In the present implementation, the gate-drive voltage of the top FET controls the turn-on of the bottom FET during the high-side to low-side transition. The gate-drive timing during the low-side to high-side transition is controlled by a simple delay. This method takes advantage of the zero-voltage switching of the buck mode of operation but results in lower efficiency for the boost mode.

Figure 8. Full sourcing to full sinking transient response



The power stage was also designed to be a dedicated synchronous buck regulator with an output as high as $3.3 V_{DC}$ when powered from a 5-V_{DC} input voltage. This is accomplished by replacing the TL5002 controller with the TL5001 pulse width modulator controller and making

Continued on next page



Continued from previous page

some minimal component changes. Figure 10 shows the efficiency of the TL5001 implementation configured for a fixed $2.5 V_{OUT}$ when powered from a $\overline{5-V}$ input. The improvement in efficiency can be attributed to the increased output voltage.

A summary of the prototype operating specifications for the DDR power supply is given in Table 1. Data was measured under the conditions indicated in the footnotes.

Conclusion


TI has introduced a new TL5002 controller IC to address the needs of the DDR bus termination power. The controller provides voltage tracking of a reference supply and both sourcing and sinking current, while maintaining high efficiency over a wide

current range. An example DDR design of 12 A of output current with outputs between 0.9 V and 1.25 V was presented. Design issues and their solutions were provided for the power supply operating as a traditional buck power stage in the sourcing mode and as a synchronous boost regulator in the sinking mode. Control-loop characteristics that allowed fast transient load were found to be identical in both sinking and sourcing modes of operation. The design is scalable from as low as 1 A up to 40 A of output current. Sufficient design detail was provided to form the basis for a successful DDR power supply.

Table 1. Prototype operating specificatio

Specification		min	typ	max
Input Voltage Range (V)		3.6	5	15
V _{DDQ} Voltage Range (V)		1.8	2.5	3
Output Voltage Range (V)		$\frac{V_{DDQ}}{2} - 40 \text{ mV}$	V _{DDQ} 2	$\frac{V_{DD0}}{2} + 40 \text{ mV}$
Output Current Range (A)		-12		12
Operating Frequency (kHz)			400	
Output Ripple	Steady State (mV)			5*
	at Load Transient of 0.4 A/µsec (mV)	-35**		+35**
Efficien	су (%)		85*** 86.3***	

* V_{IN} = 5 V, V_{OUT} = 1.25 V, I₀ = 12 A ** V_{IN} = 5 V, V_{OUT} = 1.25 V, I₀ = ±12 A *** V_{IN} = 5 V, V_{OUT} = 1.25 V, I₀ = 4.6 A



References

For more information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/ *litnumber* and replace "*litnumber*" with the **TI Lit. #** for the materials listed below.

TI Lit. #

Document Title

- 1. "TL5002EVM-180 DDR Power Supply EVM Using TL5002 (Synchronous Buck Converter) User's Guide"slvu044
- 2. Y.R. Kim, "DDR, Today and Tomorrow," Platform Conference, Silicon Conference Center, San Jose, California, July 18-19, 2000.
- 3. "TL5002 Pulse-Width-Modulation Control Circuit," Data Sheetslvs304
- 4. EIA/JEDEC Standard, Stub Series Terminated Logic for 2.5V (SSTL-2). EIA/JESD8-9. Electronic Industries Alliances. September 1998.

Related Web sites

power.ti.com www.ti.com/sc/ddr Get more product information at: www.ti.com/sc/device/tl5001 www.ti.com/sc/device/tl5002 www.ti.com/sc/device/tps2837

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

> Products Amplifiers Data Converters DSP Interface Logic Power Mgmt Microcontrollers

amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com

Applications

Audio Automotive Broadband **Digital control** Militarv Optical Networking Security Telephony Video & Imaging Wireless

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/militarv www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page support.ti.com

TI Semiconductor KnowledgeBase Home Page support.ti.com/sc/knowledgebase

Product Information Centers Americas

Americas		_			
Phone +1(972) 644-5580 Fax			+1(972) 927-6377		
Internet/Email	support.ti.com/sc/pic/americas.htm				
Europe, Middle Ea	st, and Africa				
Phone					
Belgium (English) Finland (English) France Germany Israel (English) Italy Fax	+32 (0) 27 45 54 32 +358 (0) 9 25173948 +33 (0) 1 30 70 11 64 +49 (0) 8161 80 33 11 1800 949 0107 800 79 11 37 +(49) (0) 8161 80 2045	Russia Spain Sweden (English) United Kingdom	h) +31 (0) 546 87 95 45 +7 (0) 95 7850415 +34 902 35 40 28 +46 (0) 8587 555 22 +44 (0) 1604 66 33 99		
Internet	support.ti.com/sc/pic/euro.htm				
Japan Fax International	nal +81-3-3344-5317 Domestic		0120-81-0036		
Internet/Email					
International	support.ti.com/sc/pic/japan.htm				
Domestic	www.tij.co.jp/pic				
Asia					
Phone	000 0 00700000				
International	+886-2-23786800		Tell Free Neurober		
Domestic	Toll-Free Number	N	Toll-Free Number		
Australia China	1-800-999-084	New Zealand	0800-446-934		
	800-820-8682	Philippines	1-800-765-7404		
Hong Kong	800-96-5941	Singapore Taiwan	800-886-1028		
Indonesia	001-803-8861-1006	rannan	0800-006800		
Korea	080-551-2804	Thailand	001-800-886-0010		
Malaysia	1-800-80-3973	Email	tinnin@ti nam		
Fax Internet	886-2-2378-6808 support.ti.com/sc/pic/asia	Email a.htm	tiasia@ti.com ti-china@ti.com		

C011905

Safe Harbor Statement: This publication may contain forwardlooking statements that involve a number of risks and uncertainties. These "forward-looking statements" are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forwardlooking statements generally can be identified by phrases such as TI or its management "believes," "expects," "anticipates," "foresees," "forecasts," "estimates" or other words or phrases of similar import. Similarly, such statements herein that describe the company's products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. All such forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI's most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

Trademarks: All trademarks are the property of their respective owners.

Mailing Address: Texas Instruments Post Office Box 655303

Dallas, Texas 75265

© 2005 Texas Instruments Incorporated