# 16-Channel, Constant-Current LED Driver with LED Open Detection 

Check for Samples: TLC5928

## FEATURES

- 16 Channels, Constant-Current Sink Output with On/Off Control
- 35-mA Capability (Constant-Current Sink)
- 10-ns High-Speed Constant-Current Switching Transient Time
- Low On-Time Error
- LED Power-Supply Voltage up to 17 V
- $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to 5.5 V
- Constant-Current Accuracy:
- Channel-to-Channel = $\pm 1 \%$
- Device-to-Device $= \pm 1 \%$
- CMOS Logic Level I/O
- 35-MHz Data Transfer Rate
- 20-ns BLANK Pulse Width
- Readable Error Information:
- LED Open Detection (LOD)
- Pre-Thermal Warning (PTW)
- Operating Temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## APPLICATIONS

- LED Video Displays
- Message Boards
- Illumination


## DESCRIPTION

The TLC5928 is a 16 -channel, constant-current sink LED driver. Each channel can be turned on/off by writing serial data to an internal register. The constant-current value of all 16 channels is set by a single external resistor.
The TLC5928 has two error detection circuits: one for LED open detection (LOD) and one for a pre-thermal warning (PTW). LOD detects a broken or disconnected LED and LEDs shorted to GND while the constant-current output is on. PTW indicates a high temperature condition.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION ${ }^{(1)}$

| PRODUCT | PACKAGE-LEAD | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: |
| TLC5928 | SSOP-24/QSOP-24 | TLC5928DBQR | Tape and Reel, 2500 |
|  |  | TLC5928DBQ | Tube, 50 |
| TLC5928 | TSSOP-24 | TLC5928PWR | Tape and Reel, 2000 |
|  |  | TLC5928PW | Tube, 60 |
| TLC5928 | HTSSOP-24 PowerPADTM | TLC5928PWPR | Tape and Reel, 2000 |
|  |  | TLC5928PWP | Tube, 60 |
| TLC5928 | QFN-24 | TLC5928RGER | Tape and Reel, 3000 |
|  |  | TLC5928RGE | Tape and Reel, 250 |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)(2)}$

Over operating free-air temperature range, unless otherwise noted.

| PARAMETER |  |  | TLC5928 | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage: $\mathrm{V}_{\mathrm{CC}}$ |  | -0.3 to +6.0 | V |
| lout | Output current (dc) | OUT0 to OUT15 | 40 | mA |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range | SIN, SCLK, LAT, BLANK, IREF | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $V_{\text {OUT }}$ | Output voltage range | SOUT | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  | OUT0 to OUT15 | -0.3 to +18 | V |
| $\mathrm{T}_{\text {(MAX) }}$ | Operating junction temperature |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | ESD rating | Human body model (HBM) | 2 | kV |
|  |  | Charged device model (CDM) | 500 | V |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
(2) All voltage values are with respect to network ground terminal.

## DISSIPATION RATINGS

| PACKAGE | OPERATING FACTOR <br> ABOVE $\mathbf{T}_{\mathbf{A}}=+\mathbf{2 5}^{\circ} \mathbf{C}$ | $\mathbf{T}_{\mathbf{A}}<+\mathbf{+ 2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | $\mathbf{T}_{\mathbf{A}}=+\mathbf{+ 7 0} \mathbf{o}^{\circ} \mathbf{C}$ <br> POWER RATING | $\mathbf{T}_{\mathbf{A}}=+\mathbf{8 5} 5^{\circ} \mathbf{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
| SSOP-24/QSOP-24 | $14.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1782 mW | 1140 mW | 927 mW |
| TSSOP-24 | $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1194 mW | 764 mW | 621 mW |
| HTSSOP-24 ${ }^{(1)}$ | $28.9 \mathrm{mWW} /{ }^{\circ} \mathrm{C}$ | 3611 mW | 2311 mW | 1878 mW |
| QFN-24 ${ }^{(2)}$ | $24.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 3106 mW | 1988 mW | 1615 mW |

(1) With PowerPAD soldered onto copper area on printed circuit board (PCB); 2 oz . copper. For more information, see SLMA002 (available for download at www.ti.com).
(2) The package thermal impedance is calculated in accordance with JESD51-5.

## RECOMMENDED OPERATING CONDITIONS

At $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER |  | TEST CONDITIONS | TLC5928 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX |  |
| DC Characteristics: $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  |  | 3.0 |  | 5.5 | V |
| $\mathrm{V}_{\text {O }}$ | Voltage applied to output | OUT0 to OUT15 |  |  | 17 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | $0.7 \times \mathrm{V}_{\text {CC }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  | GND |  | $0.3 \times V_{C C}$ | V |
| IOH | High-level output current | SOUT |  |  | -1 | mA |
| IOL | Low-level output current | SOUT |  |  | 1 | mA |
| lolc | Constant output sink current | OUT0 to OUT15 | 2 |  | 35 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature range |  | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| AC Characteristics: $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |
| $\mathrm{f}_{\text {CLK }}$ (SCLK) | Data shift clock frequency | SCLK |  |  | 35 | MHz |
| T WHO | Pulse duration | SCLK | 10 |  |  | ns |
| $\mathrm{T}_{\text {WLO }}$ |  | SCLK | 10 |  |  | ns |
| $\mathrm{T}_{\text {WH1 }}$ |  | LAT | 20 |  |  | ns |
| $\mathrm{T}_{\text {WH2 }}$ |  | BLANK | 20 |  |  | ns |
| T WL2 |  | BLANK | 20 |  |  | ns |
| $\mathrm{T}_{\text {SU0 }}$ | Setup time | SIN-SCLK $\uparrow$ | 4 |  |  | ns |
| $\mathrm{T}_{\text {SU1 }}$ |  | LAT $\uparrow$-SCLK $\uparrow$ | 100 |  |  | ns |
| $\mathrm{T}_{\mathrm{HO}}$ | Hold time | SIN-SCLK $\uparrow$ | 3 |  |  | ns |
| $\mathrm{T}_{\mathrm{H} 1}$ |  | LAT $\uparrow$-SCLK $\uparrow$ | 10 |  |  | ns |

## ELECTRICAL CHARACTERISTICS

At $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER |  | TEST CONDITIONS | TLC5928 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ at SOUT | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{I}_{\text {OL }}=1 \mathrm{~mA}$ at SOUT | 0 |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or GND at SIN, SCLK, LAT, and BLANK | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC1}}$ | Supply current ( $\mathrm{V}_{\mathrm{CC}}$ ) | $\begin{aligned} & \text { SIN/SCLK/LAT }=\text { low, BLANK }=\text { high, } \mathrm{V}_{\text {OUTn }}=1 \mathrm{~V} \text {, } \\ & \mathrm{R}_{\text {IREF }}=27 \mathrm{k} \Omega \end{aligned}$ |  | 1 | 2 | mA |
| $\mathrm{I}_{\mathrm{CC2}}$ |  | $\begin{aligned} & \text { SIN/SCLK/LAT }=\text { low, BLANK }=\text { high, } \mathrm{V}_{\text {OUTn }}=1 \mathrm{~V} \text {, } \\ & \mathrm{R}_{\text {IREF }}=3 \mathrm{k} \Omega \end{aligned}$ |  | 4.5 | 8 | mA |
| $\mathrm{I}_{\mathrm{CC3}}$ |  | $\begin{aligned} & \text { SIN/SCLK/LAT/BLANK }=\mathrm{low}, \mathrm{~V}_{\text {OUTn }}=1 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{IREF}}=3 \mathrm{k} \Omega \end{aligned}$ |  | 7 | 18 | mA |
| $\mathrm{I}_{\mathrm{CC} 4}$ |  | $\begin{aligned} & \text { SIN/SCLK/LAT/BLANK = low, } \mathrm{V}_{\text {OUTn }}=1 \mathrm{~V} \text {, } \\ & \mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega \end{aligned}$ |  | 16 | 40 | mA |
| Iolc | Constant output current | All OUTn $=\mathrm{ON}, \mathrm{V}_{\text {OUTn }}=\mathrm{V}_{\text {OUTfix }}=1 \mathrm{~V}, \mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega$ (see Figure 6), at OUT0 to OUT15 | 31 | 34 | 37 | mA |
| Iolkg | Output leakage current | All OUTn for constant-current driver, all outputs off BLANK $=$ high, $\mathrm{V}_{\text {OUTn }}=\mathrm{V}_{\text {OUTfix }}=17 \mathrm{~V}, \mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega$ (see Figure 6), at OUT0 to OUT15 |  |  | 0.1 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\text {OLC }}$ | Constant-current error (channel-to-channel) ${ }^{(1)}$ | All OUTn $=\mathrm{ON}, \mathrm{V}_{\text {OUTn }}=\mathrm{V}_{\text {OUTfix }}=1 \mathrm{~V}, \mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega$ at OUT0 to OUT15 |  | $\pm 1$ | $\pm 3$ | \% |
| $\Delta \mathrm{l}_{\text {OLC1 }}$ | Constant-current error (device-to-device) ${ }^{(2)}$ | All OUTn $=\mathrm{ON}, \mathrm{V}_{\text {OUTn }}=\mathrm{V}_{\text {OUTfix }}=1 \mathrm{~V}, \mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega$ at OUT0 to OUT15 |  | $\pm 1$ | $\pm 6$ | \% |
| $\Delta \mathrm{l}_{\text {OLC2 }}$ | Line regulation ${ }^{(3)}$ | All OUTn $=\mathrm{ON}, \mathrm{V}_{\text {OUTn }}=\mathrm{V}_{\text {OUTtix }}=1 \mathrm{~V}, \mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega$ at OUT0 to OUT15 |  | $\pm 0.5$ | $\pm 1$ | \%/V |
| $\Delta \mathrm{l}_{\text {OLC3 }}$ | Load regulation ${ }^{(4)}$ | All OUTn $=\mathrm{ON}, \mathrm{V}_{\text {OUTn }}=1 \mathrm{~V}$ to $3 \mathrm{~V}, \mathrm{~V}_{\text {OUTtix }}=1 \mathrm{~V}$, $\mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega$, at OUT0 to OUT15 |  | $\pm 1$ | $\pm 3$ | \%/V |
| $\mathrm{T}_{\text {(PTW) }}$ | Pre-thermal warning threshold | Junction temperature ${ }^{(5)}$ | +125 | +138 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {LOD }}$ | LED open detection threshold | All OUTn = ON | 0.25 | 0.30 | 0.35 | V |
| $V_{\text {IREF }}$ | Reference voltage output | $\mathrm{R}_{\text {IREF }}=1.5 \mathrm{k} \Omega$ | 1.16 | 1.20 | 1.24 | V |

(1) The deviation of each output from the average of OUTO-OUT15 constant-current. Deviation is calculated by the formula:
$\Delta(\%)=\left[\frac{\mathrm{I}_{\text {OUTn }}}{\frac{\left(\mathrm{I}_{\text {OUTO }}+\mathrm{I}_{\text {OUT } 1}+\ldots+\mathrm{I}_{\text {OUT14 }}+\mathrm{I}_{\text {OUT15 }}\right)}{16}}-1\right] \times 100$
(2) The deviation of the OUT0-OUT15 constant-current average from the ideal constant-current value.

Deviation is calculated by the following formula:
$\Delta(\%)=\left(\frac{\frac{\left(\mathrm{I}_{\text {OUTO }}+\mathrm{I}_{\text {OUT } 1}+\ldots \mathrm{I}_{\text {OUT14 }}+\mathrm{I}_{\text {OUT15 }}\right)}{16}-\text { (Ideal Output Current) }}{\text { Ideal Output Current }}\right] \times 100$
Ideal current is calculated by the formula:
$\mathrm{I}_{\text {OUT(IDEAL) }}=42 \times\left(\frac{1.20}{\mathrm{R}_{\text {IREF }}}\right)$
(3) Line regulation is calculated by this equation:
$\Delta(\% / \mathrm{V})=\left(\frac{\left(\mathrm{l}_{\text {OUTn }} \text { at } \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)-\left(\mathrm{l}_{\text {OUTn }} \text { at } \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right)}{\left(\mathrm{l}_{\text {OUTn }} \text { at } \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right)}\right) \times \frac{100}{5.5 \mathrm{~V}-3 \mathrm{~V}}$
(4) Load regulation is calculated by the equation:
$\Delta(\% / \mathrm{V})=\left[\frac{\left(\mathrm{I}_{\text {OUTn }} \text { at } \mathrm{V}_{\text {OUTn }}=3 \mathrm{~V}\right)-\left(\mathrm{I}_{\text {OUTn }} \text { at } \mathrm{V}_{\text {OUTn }}=1 \mathrm{~V}\right)}{\left(\mathrm{I}_{\text {OUTn }} \text { at } \mathrm{V}_{\text {OUTn }}=1 \mathrm{~V}\right)}\right] \times \frac{100}{3 \mathrm{~V}-1 \mathrm{~V}}$
(5) Not tested. Specified by design.

## SWITCHING CHARACTERISTICS

At $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=130 \Omega, \mathrm{R}_{\mathrm{IREF}}=1.5 \mathrm{k} \Omega$, and $\mathrm{V}_{\mathrm{LED}}=5.5 \mathrm{~V}$. Typical values at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER |  | TEST CONDITIONS | TLC5928 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{t}_{\mathrm{R} 0}$ | Rise time |  | SOUT (see Figure 5) |  | 5 | 15 | ns |
| $\mathrm{t}_{\mathrm{R} 1}$ |  | OUTn (see Figure 4) |  | 10 | 30 | ns |
| $\mathrm{t}_{\mathrm{F} 0}$ | Fall time | SOUT (see Figure 5) |  | 5 | 15 | ns |
| $\mathrm{t}_{\mathrm{F} 1}$ |  | OUTn (see Figure 4) |  | 10 | 30 | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | Propagation delay time | SCLK $\uparrow$ to SOUT |  | 8 | 20 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ |  | LAT $\uparrow$ or BLANK $\downarrow$ to OUTn sink current on (see Figure 10) |  | 12 | 30 | ns |
| $t_{\text {D2 }}$ |  | LAT $\uparrow$ or BLANK $\uparrow$ to OUTn sink current off (see Figure 10) |  | 12 | 30 | ns |
| ton_ERR | Output on-time error ${ }^{(1)}$ | On/off latch data = all '1', 20 ns BLANK low level one-shot pulse input (see Figure 4) | -8 |  | +8 | ns |

(1) Output on-time error ( $\mathrm{t}_{\mathrm{ON} \text { ERR }}$ ) is calculated by the formula: $\mathrm{t}_{\mathrm{ON} \text { ERR }}(\mathrm{ns})=$ tout_ON - BLANK low level one-shot pulse width ( $T_{\text {WL2 }}$ ). tout_on indicates the actual on-time of the constant-current driver.

## FUNCTIONAL BLOCK DIAGRAM



## DEVICE INFORMATION





NOTE: Thermal pad is not connected to GND internally. The thermal pad must be connected to GND via the PCB pattern.

## TERMINAL FUNCTIONS

| TERMINAL |  |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| NAME | DBQ/PW/ PWP | RGE |  |  |
| SIN | 2 | 23 | 1 | Serial data input for driver on/off control. When SIN = high level, data '1' are written into LSB of the on/off control shift register at the rising edge of SCLK. |
| SCLK | 3 | 24 | 1 | Serial data shift clock. Schmitt buffer input. All data in the on/off control shift register are shifted toward the MSB by 1 -bit synchronization of SCLK. A rising edge on SCLK is allowed 100 ns after a rising edge of LAT. |
| LAT | 4 | 1 | 1 | Edge triggered latch. The data in the on/off control data shift register are transferred to the on/off control data latch at this rising edge. At the same time, the data in the on/off control shift register are replaced with LED open detection (LOD) and pre-thermal warning (PTW) data. LAT must be toggled only once after the shift data are updated to avoid the on/off control latch data being replaced with LOD and PTW data in the shift register. |
| BLANK | 21 | 18 | 1 | Blank, all outputs. When BLANK = high level, all constant-current outputs (OUTO-OUT15) are forced off. When BLANK = low level, all constant-current outputs are controlled by the on/off control data in the data latch. LOD and PTW data are latched into the SID data latch at the rising edge of BLANK and are present at the output of the SID data latch when BLANK is low. |
| IREF | 23 | 20 | I/O | Constant-current value setting, OUTO-OUT15 sink constant-current is set to desired value by connection to an external resistor between IREF and GND. |
| SOUT | 22 | 19 | 0 | Serial data output. This output is connected to the MSB of the on/off data shift register. SOUT data changes at the rising edge of SCLK. |
| OUT0 | 5 | 2 | 0 | Constant-current output. Each output can be tied together with others to increase the constant-current. Different voltages can be applied to each output. |
| OUT1 | 6 | 3 | 0 | Constant-current output |
| OUT2 | 7 | 4 | 0 | Constant-current output |
| OUT3 | 8 | 5 | 0 | Constant-current output |
| OUT4 | 9 | 6 | 0 | Constant-current output |
| OUT5 | 10 | 7 | 0 | Constant-current output |
| OUT6 | 11 | 8 | 0 | Constant-current output |
| OUT7 | 12 | 9 | 0 | Constant-current output |
| OUT8 | 13 | 10 | 0 | Constant-current output |
| OUT9 | 14 | 11 | 0 | Constant-current output |
| OUT10 | 15 | 12 | 0 | Constant-current output |
| OUT11 | 16 | 13 | 0 | Constant-current output |
| OUT12 | 17 | 14 | O | Constant-current output |
| OUT13 | 18 | 15 | 0 | Constant-current output |
| OUT14 | 19 | 16 | 0 | Constant-current output |
| OUT15 | 20 | 17 | 0 | Constant-current output |
| VCC | 24 | 21 | - | Power-supply voltage |
| GND | 1 | 22 | - | Power ground |

## PARAMETER MEASUREMENT INFORMATION

## PIN EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



Figure 1. SIN, SCLK, LAT, BLANK


Figure 2. SOUT


Figure 3. OUT0 Through OUT15

## TEST CIRCUITS


(1) $C_{L}$ includes measurement probe and jig capacitance.

Figure 4. Rise Time and Fall Time Test Circuit for OUTn

(1) $C_{L}$ includes measurement probe and jig capacitance.

Figure 5. Rise Time and Fall Time Test Circuit for SOUT


Figure 6. Constant-Current Test Circuit for OUTn

## TIMING DIAGRAMS


(1) Input pulse rise and fall time is 1 ns to 3 ns .

Figure 7. Input Timing

(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 8. Output Timing


Figure 9. Timing Diagram

## TYPICAL CHARACTERISTICS

At $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 10


Figure 12.


Figure 14.


Figure 11.

OUTPUT CURRENT vs OUTPUT VOLTAGE


Figure 13.


Figure 15.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.


## DETAILED DESCRIPTION

## SETTING FOR THE CONSTANT SINK CURRENT VALUE

The constant-current values are determined by an external resistor ( $\mathrm{R}_{\text {IREF }}$ ) placed between IREF and GND. The resistor ( $\mathrm{R}_{\text {IREF }}$ ) value is calculated by Equation 1.
$\mathrm{R}_{\text {IREF }}(\mathrm{k} \Omega)=\frac{\mathrm{V}_{\text {IREF }}(\mathrm{V})}{\mathrm{I}_{\text {OLC }}(\mathrm{mA})} \times 42$
Where:
$\mathrm{V}_{\text {IREF }}=$ the internal reference voltage on the IREF pin (typically 1.20 V )
$l_{\text {olc }}$ must be set in the range of 2 mA to 35 mA . The constant sink current characteristic for the external resistor value is shown in Figure 10. Table 1 describes the constant-current output versus external resistor value.

Table 1. Constant-Current Output versus External Resistor Value

| IOLCMax (mA, Typical) | $\mathbf{R}_{\text {IREF }}$ (k $\Omega$ ) |
| :---: | :---: |
| 35 | 1.44 |
| 30 | 1.68 |
| 25 | 2.02 |
| 20 | 2.52 |
| 15 | 3.36 |
| 10 | 5.04 |
| 5 | 10.1 |
| 2 | 25.2 |

## CONSTANT-CURRENT DRIVER ON/OFF CONTROL

When BLANK is low, the corresponding output is turned on if the data in the on/off control data latch are ' 1 ' and remains off if the data are ' 0 '. When BLANK is high, all outputs are forced off. This control is shown in Table 2.

Table 2. On/Off Control Data Truth Table

| ON/OFF CONTROL LATCH DATA | CONSTANT-CURRENT OUTPUT STATUS |
| :---: | :---: |
| 0 | Off |
| 1 | On |

When the IC is initially powered on, the data in the on/off control shift register and data latch are not set to the respective default value. Therefore, the on/off control data must be written to the data latch before turning the constant-current output on. BLANK should be at a high level when powered on because the constant-current may be turned on as a result of random data in the on/off control latch.
The on/off data corresponding to any unconnected OUTn outputs should be set to ' 0 ' before turning on the remaining outputs. Otherwise, the supply current ( $\mathrm{I}_{\mathrm{cc}}$ ) increases while the LEDs are on.

## REGISTER CONFIGURATION

The TLC5928 has an on/off control data shift register and data latch. Both the on/off control shift register and latch are 16 bits long and are used to turn on/off the constant-current drivers. Figure 17 shows the shift register and latch configuration. The data at the SIN pin are shifted in to the LSB of the shift register at the rising edge of the SCLK pin; SOUT data change at the rising edge of SCLK. The timing diagram for data writing is shown in Figure 18. The driver on/off is controlled by the data in the on/off control data latch.
The on/off data are latched into the data latch by a rising edge of LAT after the data are written into the on/off control shift register by SIN and SCLK. At the same time, the data in the on/off control shift register are replaced with LED open detection (LOD) and pre-thermal warning (PTW) data. Therefore, LAT must be input only once after the on/off data update to avoid the on/off control data latch being replaced with LOD and PTW data in the shift register. When the IC is initially powered on, the data in the on/off control shift register and latch are not set to the default values; on/off control data must be written to the on/off control data latch before turning the constant-current output on. BLANK should be high when the IC is powered on because the constant-current may be turned on at that time as a result of random values in the on/off data latch. All constant-current outputs are forced off when BLANK is high.


Figure 17. On/Off Control Shift Register and Latch Configuration


Figure 18. On/Off Control Operation

## LED OPEN DETECTION (LOD) AND PRE-THERMAL WARNING (PTW)

The LED open detection (LOD) circuit checks the voltage of each active (that is, on) constant-current sink output (OUT0 through OUT15) to detect open LEDs and LEDs shorted to GND while BLANK is low. The LOD bits in the status information data register (SID) are set to ' 1 ' if the voltage of the corresponding OUTn pin is less than the LED open detection threshold ( $\mathrm{V}_{\mathrm{LOD}}=0.3 \mathrm{~V}$, typ). The status information data can be read from the SOUT pin. To avoid false detection of open LEDs, the LED driver design must ensure that the constant-current sink output voltage is greater than 0.3 V when the outputs are on. Also, the output on-time must be $1 \mu \mathrm{~s}$ or greater to correctly read the valid LOD status.
The PTW function indicates that the IC junction temperature is too high. The PTW bit in the SID data is set to ' 1 ' while the IC junction temperature exceeds the temperature threshold ( $\mathrm{T}_{(\mathrm{PTW})}=+138^{\circ} \mathrm{C}$, typ). If the IC junction temperature decreases below the temperature of $\mathrm{T}_{(\text {PTW })}$, the SID data are set depending on the LOD function. The constant-current outputs are not forced off during PTW conditions, so the controller should take appropriate action (such as reducing the duty cycle of effected channels).
The LOD and PTW data are latched into the SID latch with the rising edge of BLANK and do not change until BLANK goes low. The SID data latched in the latch are transferred into the on/off shift register with a rising edge of LAT. SID can be shifted out from SOUT with rising edges of SCLK. The data in the on/off control shift register are replaced with the LOD and PTW data at the rising edge of LAT. Therefore, LAT should be input only once after the shift data are updated to avoid the on/off control data latch information from being replaced with LOD and PTW data in the shift register. A timing diagram for LOD, PTW, and SID is shown in Figure 19.


Figure 19. LOD/PTW/SID timing

## STATUS INFORMATION DATA (SID)

The latched LED open detection (LOD) error and pre-thermal warning (PTW) in the SID data latch are shifted out onto the SOUT pin with each rising edge of SCLK. If a PTW is reported, all LOD error bits are set to ' 1 '. The SID data are written over the data in the on/off control shift register at the rising edge of LAT. Therefore, the previous data in the on/off control shift register are lost when SID information is latched in. Figure 20 shows the SID bit assignments. See Figure 7 for the read timing of SID.
When the IC is powered on, the initial LOD data are invalid. Therefore, LOD data must be read after the rising edge of BLANK. Table 3 shows a truth table for LOD and PTW.

Table 3. LOD and PTW Truth Table

|  | CONDITION | SID DATA |
| :---: | :---: | :---: |
| LED open detection (LODn) | LED is connected ( $\left.\mathrm{V}_{\text {OUTn }}>\mathrm{V}_{\text {LOD }}\right)$ | '0' (low level at SOUT) |
|  | LED is opened or shorted to $G N D$ <br> $\left(\mathrm{~V}_{\text {OUTn }} \leq \mathrm{V}_{\text {LOD }}\right.$ and output on) | ' 1 ' (high level at SOUT); set to the bit that has an <br> LED error condition |
|  | IC temperature is low (IC temperature $\left.\leq \mathrm{T}_{(\text {PTW }}\right)$ | Depend LED open error |
|  | IC temperature is high (IC temperature $\left.>\mathrm{T}_{(\text {PTW })}\right)$ | All bits = '1' (high level at SOUT) |



Figure 20. Status Information Data Configuration

## LAYOUT CONSIDERATIONS

The output current transient time in the TLC5928 is very fast. In addition, all outputs turn on or off at the same time to minimize the output on-time error. This high current demand can cause GND to shift in the entire system, and lead to false triggering of signals. To overcome this issue, design all GND lines to be as wide and short as possible in order to reduce parasitic inductance and resistance.

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (August 2010) to Revision E Page

- Added Layout Considerations section ..................................................................................................................... 17

Changes from Revision C (November 2008) to Revision D Page

- Changed SO-24 to SSOP-24/QSOP-24 in Package/Ordering Information table ........................................................... 2
- Changed SO-24 to SSOP-24/QSOP-24 in Dissipation Ratings table .......................................................................... 2
- Updated functional block diagram .......................................................................................................................... 5
- Changed SO-24 to SSOP-24/QSOP-24 in DBQ and PW Packages pinout .................................................................. 6
- Updated Figure 9 ................................................................................................................................................. 10
- Updated Figure 18 ................................................................................................................................................. 15

Texas

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC5928DBQ | ACTIVE | SSOP | DBQ | 24 | 50 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TLC5928 | Samples |
| TLC5928DBQR | ACTIVE | SSOP | DBQ | 24 | 2500 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TLC5928 | Samples |
| TLC5928PW | ACTIVE | TSSOP | PW | 24 | 60 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PJ5928 | Samples |
| TLC5928PWP | ACTIVE | HTSSOP | PWP | 24 | 60 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PJ5928 | Samples |
| TLC5928PWPR | ACTIVE | HTSSOP | PWP | 24 | 2000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PJ5928 | Samples |
| TLC5928PWR | ACTIVE | TSSOP | PW | 24 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PJ5928 | Samples |
| TLC5928RGER | ACTIVE | VQFN | RGE | 24 | 3000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | $\begin{aligned} & \text { TLC } \\ & 5928 \end{aligned}$ | Samples |
| TLC5928RGET | ACTIVE | VQFN | RGE | 24 | 250 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | $\begin{aligned} & \text { TLC } \\ & 5928 \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. II and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annul basis.

## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} W \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC5928DBQR | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TLC5928PWPR | HTSSOP | PWP | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| TLC5928PWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| TLC5928RGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| TLC5928RGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC5928DBQR | SSOP | DBQ | 24 | 2500 | 367.0 | 367.0 | 38.0 |
| TLC5928PWPR | HTSSOP | PWP | 24 | 2000 | 367.0 | 367.0 | 38.0 |
| TLC5928PWR | TSSOP | PW | 24 | 2000 | 356.0 | 356.0 | 35.0 |
| TLC5928RGER | VQFN | RGE | 24 | 3000 | 356.0 | 356.0 | 35.0 |
| TLC5928RGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |

## TUBE



B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | $\mathbf{L}(\mathbf{m m})$ | $\mathbf{W}(\mathbf{m m})$ | $\mathbf{T}(\boldsymbol{\mu m})$ | $\mathbf{B}(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC5928DBQ | DBQ | SSOP | 24 | 50 | 506.6 | 8 | 3940 | 4.32 |
| TLC5928PW | PW | TSSOP | 24 | 60 | 530 | 10.2 | 3600 | 3.5 |
| TLC5928PWP | PWP | HTSSOP | 24 | 60 | 530 | 10.2 | 3600 | 3.5 |

DBQ (R-PDSO-G24) PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$ per side.
D. Falls within JEDEC MO-137 variation AE.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

5 . Features may not be present and may vary.


LAND PATTERN EXAMPLE
SCALE:10X


NON SOLDER MASK DEFINED


SOLDER MASK DETAILS
PADS 1-24
4222709/A 02/2016
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9 . Size of metal pad may vary due to creepage requirement.


SOLDER PASTE EXAMPLE
EXPOSED PAD
$100 \%$ PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

| STENCIL <br> THICKNESS | SOLDER STENCIL <br> OPENING |
| :---: | :---: |
| 0.1 | $2.68 \times 5.77$ |
| 0.125 | $2.4 \times 5.16($ SHOWN $)$ |
| 0.15 | $2.19 \times 4.71$ |
| 0.175 | $2.03 \times 4.36$ |

NOTES: (continued)
10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.


Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

