
SLVS718-DECEMBER 2006

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Dual Output Voltages for Split-Supply Applications
- Selectable Power-Up Sequencing for DSP Applications (See Part Number TPS708xx for Independently Enabled Outputs)
- Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2
- Fast Transient Response
- 3.3-V/1.8-V Fixed Voltage Outputs
- Open-Drain Power-On Reset With 120-ms Delay
- Open-Drain Power Good for Regulator 1
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Ultralow 190-μA (Typ) Quiescent Current
- 1-μA Input Current During Standby
- Low Noise: 65 μVrms Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD™ Thin Shrink Small-Outline Package (TSSOP)
- Thermal Shutdown Protection

#### PWP PACKAGE (TOP VIEW)



#### **DESCRIPTION**

The TPS707xx family devices are designed to provide a complete power-management solution for TI DSP, processor power, ASIC, FPGA, and digital applications where dual-output voltage regulators are required. Easy programmability of the sequencing function makes this family ideal for any TI DSP applications with power-sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power-on reset), manual reset inputs, and enable function, provide a complete system solution.

The TPS707xx family of voltage regulators offer very low dropout (LDO) voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors, and are designed to have a fast transient response and be stable with  $10-\mu F$  low ESR capacitors.


The TPS70751 has a fixed voltage of 3.3 V/1.8 V. Regulator 1 can support up to 250 mA and regulator 2 can support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 83 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230  $\mu$ A over the full range of output current). This LDO family also features a sleep mode; applying a high signal to  $\overline{\text{EN}}$  (enable) shuts down both regulators, reducing the input current to 1  $\mu$ A at  $T_{\text{J}} = 25^{\circ}\text{C}$ .

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





The device is enabled when the enable  $(\overline{EN})$  pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the  $V_{SENSE1}$  and  $V_{SENSE2}$  pins, respectively.

The input signal at the sequence (SEQ) pin controls the power-up sequence of the two regulators. When the device is enabled and SEQ is pulled high or left open,  $V_{OUT2}$  turns on first and  $V_{OUT1}$  remains off until  $V_{OUT2}$  reaches approximately 83% of its regulated output voltage. At that time,  $V_{OUT1}$  is turned on. If  $V_{OUT2}$  is pulled below 83% (i.e., overload condition),  $V_{OUT1}$  is turned off. Pulling SEQ low reverses the power-up order and  $V_{OUT1}$  is turned on first. SEQ is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The power good (PG1) pin reports the voltage conditions at V<sub>OUT1</sub>. Power good can be used to implement a SVS for the circuitry supplied by regulator 1.


The TPS70751 features a  $\overline{\text{RESET}}$  (SVS, POR, or power-on reset). The  $\overline{\text{RESET}}$  output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition.  $\overline{\text{RESET}}$  indicates the status of  $V_{\text{OUT2}}$  and both manual reset ( $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$ ) pins. When  $V_{\text{OUT2}}$  reaches 95% of its regulated voltage and  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  are in the logic high state,  $\overline{\text{RESET}}$  goes to a high-impedance state after a 120-ms delay.  $\overline{\text{RESET}}$  goes to logic low state when  $V_{\text{OUT2}}$  regulated output voltage is pulled below 95% (i.e., overload condition) of its regulated voltage. To monitor  $V_{\text{OUT1}}$ , the PG1 output can be connected to  $\overline{\text{MR1}}$  or  $\overline{\text{MR2}}$ .

The device has an undervoltage lockout (UVLO) circuit that prevents the internal regulators from turning on until  $V_{IN1}$  reaches 2.5 V.

#### **AVAILABLE OPTIONS**

TJ	REGULATOR 1	REGULATOR 2	TSSOP
	V <sub>O</sub> (V)	V <sub>O</sub> (V)	(PWP)
–55°C to 125°C	3.3 V	1.8 V	TPS70751MPWPREP


#### **DETAILED BLOCK DIAGRAM - FIXED-VOLTAGE VERSION**



- NOTES: A. For most applications, V<sub>SENSE1</sub> and V<sub>SENSE2</sub> should be externally connected to V<sub>OUT</sub> as close as possible to the device. For other implementations, refer to the SENSE terminal connection discussion in the Application Information section.
  - B. If the SEQ terminal is floating at the input,  $V_{\mbox{\scriptsize OUT2}}$  powers up first.




#### RESET TIMING DIAGRAM (WITH VIN1 POWERED UP AND MR1 AND MR2 AT LOGIC HIGH)



NOTES: A. V<sub>RES</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>RES</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B.  $V_{IT}$  – Trip voltage is typically 5% lower than the output voltage (95%  $V_{O}$ );  $V_{IT-}$  to  $V_{IT+}$  is the hysteresis voltage.

#### **PG1 TIMING DIAGRAM**



NOTES: A.  $V_{PG1}$  is the minimum input voltage for a valid PG1. The symbol  $V_{PG1}$  is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B.  $V_{IT}$  – Trip voltage is typically 5% lower than the output voltage (95%  $V_{O}$ );  $V_{IT-}$  to  $V_{IT+}$  is the hysteresis voltage.



SLVS718-DECEMBER 2006

#### TERMINAL FUNCTIONS

TERMINAL NAME NO.		1/0	DECODIDEION		
		I/O	DESCRIPTION		
EN	6	I	Active-low enable		
GND	8		Ground		
MR1	4	I	Manual reset 1. Active low, pulled up internally.		
MR2	5	I	Manual reset 2. Active low, pulled up internally.		
NC	1, 11, 20		No connection		
PG1	16	0	Power good. Open-drain output, low when V <sub>OUT1</sub> voltage is less than 95% of the nominal regulated voltage.		
RESET	15	0	Reset. Open-drain output, SVS (power-on reset) signal, active low.		
SEQ	7	I	Power up sequence control: $SEQ = High$ , $V_{OUT2}$ powers up first; $SEQ = Low$ , $V_{OUT1}$ powers up first, $SEQ$ terminal pulled up internally.		
V <sub>IN1</sub>	2, 3	I	Regulator 1 input voltage		
V <sub>IN2</sub>	9, 10	I	Regulator 2 input voltage		
V <sub>OUT1</sub>	18, 19	0	Regulator 1 output voltage		
V <sub>OUT2</sub>	12, 13	0	Regulator 2 output voltage		
V <sub>SENSE1</sub> /FB1	17	I	Regulator 1 output voltage sense/feedback 1		
V <sub>SENSE2</sub> /FB2	14	I	Regulator 2 output voltage sense/feedback 2		

#### DETAILED DESCRIPTION

The TPS707xx low-dropout regulator family provides dual regulated output voltages for DSP applications that require a high-performance power-management solution. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs, without any external component requirements. This reduces the component cost and board space while increasing total system reliability. The TPS707xx family has an enable feature that puts the device in sleep mode, reducing the input currents to less than 3 μA. Other features are integrated SVS (power-on reset, RESET) and power good (PG1) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS70751, unlike many other LDOs, features very low quiescent current that remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS70751 uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.

#### **Pin Functions**

#### Enable (EN)

The  $\overline{EN}$  terminal is an input that enables or shuts down the device. If  $\overline{EN}$  is at a voltage high signal, the device is in shutdown mode. When  $\overline{EN}$  goes to voltage low, the device is enabled.

#### Sequence (SEQ)

The SEQ terminal is an input that programs which output voltage ( $V_{OUT1}$  or  $V_{OUT2}$ ) is turned on first. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{OUT2}$  turns on first and  $V_{OUT1}$  remains off until  $V_{OUT2}$  reaches approximately 83% of its regulated output voltage. At that time, the  $V_{OUT1}$  is turned on. If  $V_{OUT2}$  is pulled below 83% (i.e., overload condition),  $V_{OUT1}$  is turned off. This terminal has a 6- $\mu$ A pullup current to  $V_{IN1}$ .

Pulling SEQ low reverses the power-up order and  $V_{OUT1}$  is turned on first. For detailed timing diagrams, see Figure 33 and Figure 38.

TEXAS INSTRUMENTS www.ti.com

SLVS718-DECEMBER 2006

#### Power Good (PG1)

The PG1 terminal is an open-drain, active-high output terminal that indicates the status of the  $V_{OUT1}$  regulator. When the  $V_{OUT1}$  reaches 95% of its regulated voltage, PG1 goes into a high-impedance state. PG1 goes into a low-impedance state when  $V_{OUT1}$  is pulled below 95% (i.e., overload condition), of its regulated voltage. The open-drain output of the PG1 terminal requires a pullup resistor.

#### Manual Reset (MR1 and MR2)

 $\overline{MR1}$  and  $\overline{MR2}$  are active-low input terminals used to trigger a reset condition. When either  $\overline{MR1}$  or  $\overline{MR2}$  is pulled to logic low, a POR ( $\overline{RESET}$ ) occurs. These terminals have a 6- $\mu$ A pullup current to  $V_{IN1}$ .

#### Sense (V<sub>SENSE1</sub>, V<sub>SENSE2</sub>)

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, sense connects to high-impedance wide-bandwidth amplifiers through a resistor-divider network, and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way to minimize/avoid noise pickup. Adding RC networks between the  $V_{\text{SENSE}}$  terminals and  $V_{\text{OUT}}$  terminals to filter noise is not recommended because it can cause the regulators to oscillate.

#### Feedback (FB1 and FB2)

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize/avoid noise pickup. Adding RC networks between the FB terminals and V<sub>OUT</sub> terminals to filter noise is not recommended because it can cause the regulators to oscillate.

#### **RESET** Indicator

The TPS70751 features a  $\overline{RESET}$  (SVS, POR, or power-on reset).  $\overline{RESET}$  can be used to drive power-on reset circuitry or a low-battery indicator.  $\overline{RESET}$  is an active-low, open-drain output that indicates the status of the  $V_{OUT2}$  regulator and both manual reset ( $\overline{MR1}$  and  $\overline{MR2}$ ) pins. When  $V_{OUT2}$  exceeds 95% of its regulated voltage, and  $\overline{MR1}$  and  $\overline{MR2}$  are in the high-impedance state,  $\overline{RESET}$  goes to a high-impedance state after a 120-ms delay.  $\overline{RESET}$  goes to a low-impedance state when  $V_{OUT2}$  is pulled below 95% (i.e., overload condition) of its regulated voltage. To monitor  $V_{OUT1}$ , the PG1 output can be connected to  $\overline{MR1}$  or  $\overline{MR2}$ . The open-drain output of  $\overline{RESET}$  requires a pullup resistor. If  $\overline{RESET}$  is not used, it can be left floating.

#### Input Voltage ( $V_{IN1}$ and $V_{IN2}$ )

 $V_{IN1}$  and  $V_{IN2}$  are inputs to the regulators. Internal bias voltages are powered by  $V_{IN1}$ .

#### Output Voltage ( $V_{OUT1}$ and $V_{OUT2}$ )

V<sub>OUT1</sub> and V<sub>OUT2</sub> are output terminals.



SLVS718-DECEMBER 2006

# Absolute Maximum Ratings<sup>(1)</sup>

over operating junction temperature (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>IN1</sub>	Input voltage range (2)		-0.3	7	V
V <sub>IN2</sub>	Input voltage range <sup>(2)</sup>		-0.3	7	V
	Voltage range at EN		-0.3	7	V
V <sub>OUT1</sub> , V <sub>SENSE1</sub>	Output voltage			5.5	V
V <sub>OUT2</sub> , V <sub>SENSE2</sub>	Output voltage			5.5	V
	Maximum RESET and PG1 voltage			7	V
	Maximum MR1, MR2, and SEQ voltage			$V_{IN1}$	V
	Peak output current		Internally	Limited	
	Continuous total power dissipation		See Dissipa	tion Ratin	g Tables
T <sub>J</sub>	Operating virtual junction temperature ra	nge	<b>-</b> 55	150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
	ESD rating	Human-Body Model (HBM)		2	kV

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **Dissipation Ratings**

PACKAGE	(CFM)		T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C	
PWP <sup>(1)</sup>	0	3.067 W	30.67 mW/°C	1.687 W	1.227 W
PWP(1)	250	4.115 W	41.15 mW/°C	2.265 W	4.646 W

<sup>(1)</sup> This parameter is measured with the recommended copper heatsink pattern on a four-layer PCB, 1-oz copper on 4-in × 4-in ground layer. For more information, refer to TI technical brief SLMA002.

#### **Recommended Operating Conditions**

			MIN	MAX	UNIT
$V_{I}$	Input voltage <sup>(1)</sup>		2.7	6	V
	Output ourroat	Regulator 1	0	250	m Λ
10	Output current	Regulator 2	0	125	mA
$T_J$	Operating virtual junction temperature		-55	125	°C

<sup>(1)</sup> To calculate the minimum input voltage for maximum output current, use  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ .

<sup>(2)</sup> All voltages are tied to network ground.



SLVS718-DECEMBER 2006

#### **Electrical Characteristics**

over recommended operating junction temperature (T<sub>J</sub> =  $-55^{\circ}$ C to 125°C), V<sub>IN1</sub> or V<sub>IN2</sub> = V<sub>O(nom)</sub> + 1 V, I<sub>O</sub> = 1 mA,  $\overline{EN}$  = 0,  $C_O = 33 \mu F$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT	
		Reference voltage $2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}$ , FB connected to $\text{V}_{\text{O}}$ , $\text{T}_{\text{J}} = 25^{\circ}\text{C}$	1.22				
	- (4)(0)	1.0.\/ output	2.8 V < V <sub>I</sub> < 6 V, T <sub>J</sub> = 25°C	1.8			
Vo	V <sub>O</sub> Output voltage <sup>(1)(2)</sup>	1.8-V output	2.8 V < V <sub>I</sub> < 6 V	1.764	1.836	V	
		2.2.1/	4.3 V < V <sub>I</sub> < 6 V, T <sub>J</sub> = 25°C	3.3			
		3.3-V output	4.3 V < V <sub>I</sub> < 6 V	3.234	3.366		
Quiesco	Quiescent current (GND current) for regulator 1 and		T <sub>J</sub> = 25°C	190		^	
regulator 2, $\overline{EN} = 0$ $V^{(1)(2)}$					230	μΑ	
Output voltage line regulation (ΔV <sub>O</sub> /V <sub>O</sub> ) for regulator			$V_{O} + 1 \text{ V} < V_{I} \le 6 \text{ V}, T_{J} = 25^{\circ}\text{C}$	0.01%		V	
1 and r	1 and regulator 2 <sup>(3)(2)</sup>		V <sub>O</sub> + 1 V < V <sub>I</sub> ≤ 6 V	0.1%		V	
Load re	egulation for V <sub>OUT1</sub> and V <sub>OU</sub>	JT2 <sup>(1)</sup>	T <sub>J</sub> = 25°C	1		mV	
\/	Output noise voltage	Regulator 1	BW = 300 Hz to 50 kHz,	65		u\/rma	
V <sub>n</sub>	Output noise voltage	Regulator 2	$C_O = 33 \mu F, T_J = 25^{\circ}C$	65		μVrms	
Outnut	ourrent limit	Regulator 1	V 0.V	1.6	2.1	۸	
Output	current limit	Regulator 2	V <sub>O</sub> = 0 V	0.750	1.1	Α	
Therma	al shutdown junction tempe	rature		150		°C	
Regulator 1		Regulator 1 and	$\overline{\text{EN}} = \text{V}_{\text{I}}, \text{T}_{\text{J}} = 25^{\circ}\text{C}$		2	^	
I(standby	Standby current	Regulator 2	EN = V <sub>I</sub>		6	μΑ	
PSRR	Power-supply ripple re	jection	$f = 1 \text{ kHz}, C_0 = 33 \mu\text{F}, T_J = 25^{\circ}\text{C}$	60		dB	

- (1) I<sub>O</sub> = 1 mA to 250 mA for regulator 1 and 1 mA to 125 mA for regulator 2
   (2) Minimum input operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum input voltage = 6 V, minimum output current

1 mA.   
(3) If 
$$V_O < 1.8 \text{ V}$$
, then  $V_{I(max)} = 6 \text{ V}$ ,  $V_{I(min)} = 2.7 \text{ V}$ :

Line regulation (mV) =  $(\%/\text{V}) \times \frac{V_O(V_{I(max)} - 2.7 \text{ V})}{100} \times 1000$ 

If  $V_O > 2.5 \text{ V}$ , then  $V_{I(max)} = 6 \text{ V}$ ,  $V_{I(min)} = V_O + 1 \text{ V}$ :

Line regulation (mV) =  $(\%/\text{V}) \times \frac{V_O[V_{I(max)} - (V_O + 1)]}{100} \times 1000$ 



SLVS718-DECEMBER 2006

#### **Electrical Characteristics (continued)**

over recommended operating junction temperature (T<sub>J</sub> =  $-55^{\circ}$ C to 125°C), V<sub>IN1</sub> or V<sub>IN2</sub> = V<sub>O(nom)</sub> + 1 V, I<sub>O</sub> = 1 mA,  $\overline{EN}$  = 0, C<sub>O</sub> = 33  $\mu$ F (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESET					
Minimum input voltage for valid RESET	$I_{(RESET)} = 300 \mu A, V_{(RESET)} \le 0.8 \text{ V}$		1	1.3	V
Trip threshold voltage	V <sub>O</sub> decreasing	92%	95%	98%	$V_{O}$
Hysteresis voltage	Measured at V <sub>O</sub>		0.5%		Vo
t(RESET)	RESET pulse duration	80	120	160	ms
t <sub>r(RESET)</sub>	Rising-edge deglitch		30		μs
Output low voltage	$V_1 = 3.5 \text{ V}, I_{(RESET)} = 1 \text{ mA}$		0.15	0.4	V
Leakage current	$V_{(RESET)} = 6 V$			1	μΑ
PG1				•	
Minimum input voltage for valid PG1	$I_{O(PG1)} = 300 \ \mu A, \ V_{(PG1)} \le 0.8 \ V$		1	1.3	V
Trip threshold voltage	V <sub>O</sub> decreasing	92%	95%	98%	Vo
Hysteresis voltage	Measured at V <sub>O</sub>		0.5%		Vo
t <sub>f(PG1)</sub>	Falling-edge deglitch		30		μs
Output low voltage	V <sub>I</sub> = 2.7 V, I <sub>(PG1)</sub> = 1 mA		0.15	0.4	V
Leakage current	V <sub>(PG1)</sub> = 6 V			1	μΑ
ĒN					
High-level EN input voltage		2			V
Low-level EN input voltage				0.7	V
Input current (EN)		-1		1	μΑ
SEQ	,	'			
High-level SEQ input voltage		2			V
Low-level SEQ input voltage				0.7	V
SEQ pullup current source			6		μΑ
MR1/MR2					
High-level MR1/MR2 input voltage		2			V
Low-level MR1/MR2 input voltage				0.7	V
MR1/MR2 pullup current source			6		μΑ
V <sub>OUT2</sub>				•	
V <sub>OUT2</sub> UV comparator – positive-going input threshold voltage of V <sub>OUT1</sub> UV comparator		80% V <sub>O</sub>	83% V <sub>O</sub>	86% V <sub>O</sub>	V
V <sub>OUT2</sub> UV comparator – falling-edge deglitch	V <sub>SENSE2</sub> decreasing below threshold		140		μs
Peak output current	2-ms pulse width		375		mA
Discharge transistor current	V <sub>OUT2</sub> = 1.5 V		7.5		mA
V <sub>OUT1</sub>				1	
V <sub>OUT1</sub> UV comparator – positive-going input threshold voltage of V <sub>OUT1</sub> UV comparator		80% V <sub>O</sub>	83% V <sub>O</sub>	86% V <sub>O</sub>	V
V <sub>OUT1</sub> UV comparator – hysteresis			0.5% V <sub>O</sub>		mV
V <sub>OUT1</sub> UV comparator – falling-edge deglitch	V <sub>SENSE1</sub> decreasing below threshold		140		μs
Decree of welfare (4)	$I_{O} = 250 \text{ mA}, V_{IN1} = 3.2 \text{ V}, T_{J} = 25^{\circ}\text{C}$		83		\ /
Dropout voltage <sup>(4)</sup>	I <sub>O</sub> = 250 mA, V <sub>IN1</sub> = 3.2 V			140	mV
Peak output current	2-ms pulse width		750		mA
Discharge transistor current	V <sub>OUT1</sub> = 1.5 V		7.5		mA
UVLO threshold	-	2.4		2.65	V


<sup>(4)</sup> Input voltage  $(V_{IN1} \text{ or } V_{IN2}) = V_{O(typ)} - 100 \text{ mV}$ . For 1.8-V regulators, the dropout voltage is limited by the input voltage range. The 3.3-V regulator input voltage is to 3.2 V to perform this test.



#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

		FIGURE
Output valtage	vs Output current	1, 2
Output voltage	vs Junction temperature	3–6
Ground current	vs Junction temperature	7
Power-supply rejection ratio	vs Frequency	8–11
Output spectral noise density	vs Frequency	12–15
Output impedance	vs Frequency	16–19
Dropout voltage	vs Junction temperature	20, 21
Load transient response		22, 23
Line transient response		24, 25
Output voltage	vs Time (start-up)	26, 27
Equivalent series resistance (ESR)	vs Output current	29–32








Figure 3.

#### **OUTPUT VOLTAGE**




Figure 5.

# OUTPUT VOLTAGE




Figure 4.

#### **OUTPUT VOLTAGE**

#### JUNCTION TEMPERATURE




Figure 6.







Figure 7.

#### **POWER-SUPPLY REJECTION RATIO**



#### POWER-SUPPLY REJECTION RATIO




Figure 9.

# POWER-SUPPLY REJECTION RATIO




Figure 10.

### **OUTPUT SPECTRAL NOISE DENSITY**




Figure 12.

#### **POWER-SUPPLY REJECTION RATIO**




Figure 11.

#### **OUTPUT SPECTRAL NOISE DENSITY**




Figure 13.








Figure 14.

# OUTPUT IMPEDANCE vs




Figure 16.

### **OUTPUT SPECTRAL NOISE DENSITY**




Figure 15.

### **OUTPUT IMPEDANCE**

#### vs FREQUENCY




Figure 17.






Figure 18.

# DROPOUT VOLTAGE vs




Figure 20.

# OUTPUT IMPEDANCE






Figure 19.

#### DROPOUT VOLTAGE

#### VS

### JUNCTION TEMPERATURE





Figure 21.

Dropout Voltage - mV



t – Time –  $\mu$ s

Figure 25.



t – Time –  $\mu$ s

Figure 24.





Figure 28. Test Circuit for Typical Regions of Stability

C


ESR - Equivalent Series Resistance -



# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>†</sup> vs



# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE(1) vs



 $<sup>^{(1)}</sup>$  Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to  ${\rm C_O}$ .

Figure 31.

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE† VS OUTPUT CURRENT





Figure 30.

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>(1)</sup> vs OUTPUT CURRENT



 $<sup>^{(1)}</sup>$  Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to  $C_{\rm O}$ .

Figure 32.


#### **APPLICATION INFORMATION**

#### **Sequencing Timing Diagrams**

The following figures provide timing diagrams showing how this device functions in different configurations.

#### **Application Conditions Not Shown in Block Diagram**

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed-input voltage greater than the  $V_{UVLO}$ , SEQ is tied to logic low, PG1 is tied to  $\overline{MR2}$ , and  $\overline{MR1}$  is left unconnected and is, therefore, at logic high.




#### **Explanation of Timing Diagram**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic low, when  $\overline{\text{EN}}$  is taken to logic low,  $V_{\text{OUT1}}$  turns on.  $V_{\text{OUT2}}$  turns on after  $V_{\text{OUT1}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When  $\overline{\text{EN}}$  is returned to logic high, both devices power down and both PG1 (tied to  $\overline{\text{MR2}}$ ) and  $\overline{\text{RESET}}$  return to logic low.



#### **APPLICATION INFORMATION (continued)**




NOTE : A. t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 33. Timing When SEQ = Low

#### **APPLICATION INFORMATION (continued)**

#### **Application Conditions Not Shown in Block Diagram**

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed-input voltage greater than the  $V_{UVLO}$ , SEQ is tied to logic high, PG1 is tied to  $\overline{MR2}$ , and  $\overline{MR1}$  is left unconnected and is, therefore, at logic high.




#### **Explanation of Timing Diagram**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken to logic low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When  $\overline{\text{EN}}$  is returned to logic high, both devices turn off and both PG1 (tied to  $\overline{\text{MR2}}$ ) and  $\overline{\text{RESET}}$  return to logic low.



#### **APPLICATION INFORMATION (continued)**




NOTE : A. t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 34. Timing When SEQ = High

#### **APPLICATION INFORMATION (continued)**

#### **Application Conditions Not Shown in Block Diagram**

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed-input voltage greater than the  $V_{UVLO}$ , SEQ is tied to logic high, PG1 is tied to  $\overline{MR2}$ , and  $\overline{MR1}$  is initially at logic high but is eventually toggled.




#### **Explanation of Timing Diagram**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When  $\overline{\text{MR1}}$  is taken low,  $\overline{\text{RESET}}$  returns to logic low but the outputs remain in regulation. When  $\overline{\text{MR1}}$  is returned to logic high, since both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  remain above 95% of their respective regulated output voltages and  $\overline{\text{MR2}}$  (tied to PG1) remains at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay.



#### **APPLICATION INFORMATION (continued)**




NOTE : A. t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 35. Timing When MR1 Is Toggled

#### **APPLICATION INFORMATION (continued)**

#### **Application Conditions Not Shown in Block Diagram**

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed-input voltage greater than the  $V_{UVLO}$ , SEQ is tied to logic high, PG1 is tied to  $\overline{MR2}$ , and  $\overline{MR1}$  is left unconnected and is, therefore, at logic high.




#### **Explanation of Timing Diagram**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When a fault on  $V_{\text{OUT1}}$  causes it to fall below 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic low, causing  $\overline{\text{RESET}}$  to return to logic low.  $V_{\text{OUT2}}$  remains on because SEQ is high.



### **APPLICATION INFORMATION (continued)**




NOTE : A. t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 36. Timing When V<sub>OUT1</sub> Faults Out

#### **APPLICATION INFORMATION (continued)**

#### **Application Conditions Not Shown in Block Diagram**

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed-input voltage greater than the  $V_{UVLO}$ , SEQ is tied to logic high, PG1 is tied to  $\overline{MR2}$ , and  $\overline{MR1}$  is left unconnected and is, therefore, at logic high.




#### **Explanation of Timing Diagram**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When a fault on  $V_{\text{OUT2}}$  causes it to fall below 95% of its regulated output voltage,  $\overline{\text{RESET}}$  returns to logic low and  $V_{\text{OUT1}}$  begins to power down because SEQ is high. When  $V_{\text{OUT1}}$  falls below 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) returns to logic low.



### **APPLICATION INFORMATION (continued)**



NOTE : A. t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.


Figure 37. Timing When V<sub>OUT2</sub> Faults Out



#### **APPLICATION INFORMATION (continued)**

#### **Split Voltage DSP Application**

Figure 38 shows a typical application where the TPS70751 is powering up a DSP. In this application, by grounding the SEQ pin,  $V_{OUT1}(I/O)$  is powered up first, and then  $V_{OUT2}(core)$  is powered up.




NOTE: A. t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 38. Application Timing Diagram (SEQ = Low)

#### **APPLICATION INFORMATION (continued)**

Figure 39 shows a typical application where the TPS70751 is powering up a DSP. In this application, by pulling up the SEQ pin,  $V_{OUT2}$ (core) is powered up first, and then  $V_{OUT1}$ (I/O) is powered up.



NOTE : A. t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 39. Application Timing Diagram (SEQ = High)



SLVS718-DECEMBER 2006

#### **APPLICATION INFORMATION (continued)**

#### **Input Capacitor**

For a typical application, an input bypass capacitor (0.1  $\mu$ F through 1  $\mu$ F) is recommended. This capacitor filters any high-frequency noise generated in the line. For fast transient condition where droop at the input of the LDO may occur due to high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor is dependant on the output current and response time of the main power supply, as well as the distance to the  $V_1$  pins of the LDO.

#### **Output Capacitor**

As with most LDO regulators, the TPS70751 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance values are  $10 - \mu F$  ceramic capacitors with an equivalent series resistance (ESR) between 50 m $\Omega$  and 2.5  $\Omega$ , or 6.8- $\mu F$  tantalum capacitors with ESR between 250 m $\Omega$  and 4  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors with capacitance values greater than 10  $\mu F$  are all suitable, provided they meet the requirements previously described. Larger capacitors provide a wider range of stability and better load transient response. The following is a partial listing of surface-mount capacitors usable with the TPS70751 for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When it is necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the previous guidelines.

VALUE	MFR.	MAX ESR	PART NO.
22 μF	Kemet	345 m $\Omega$	7495C226K0010AS
33 μF	Sanyo	100 m $\Omega$	10TPA33M
47 μF	Sanyo	100 m $\Omega$	6TPA47M
68 μF	Sanyo	45 mΩ	10TPC68M

#### **ESR and Transient Response**

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current the while the LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called ESR, and the inductive impedance is called equivalent series inductance (ESL). The equivalent schematic diagram of any capacitor can, therefore, be drawn as shown in Figure 40.



Figure 40. ESR and ESL

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.

TRUMENTS www.ti.com

SLVS718-DECEMBER 2006

Figure 41 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 41. LDO Output Stage With Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage  $[V(C_0) = V_0]$ . This means no current is flowing into the  $C_0$ branch. If I<sub>O</sub> suddenly increases (transient condition), the following occurs.

The LDO is not able to supply the sudden current need due to its response time (t<sub>1</sub> in Figure 42). Therefore, capacitor Co provides the current for the new load condition (dashed arrow). Co now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop occurs at R<sub>ESR</sub>. This voltage is shown as V<sub>ESR</sub> in Figure 41.

When  $C_O$  is conducting current to the load, initial voltage at the load will be  $V_O = V(C_O) - V_{ESR}$ . Due to the discharge of C<sub>O</sub>, the output voltage V<sub>O</sub> drops continuously until the response time t<sub>1</sub> of the LDO is reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t<sub>2</sub> in Figure 42.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs, where number 1 displays the lowest and number 3 displays the highest ESR.

From the previous paragraphs, these conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.

#### Conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.

TRUMENTS www.ti.com

SLVS718-DECEMBER 2006




Figure 42. Correlation of Different ESRs and Their Influence to the Regulation of V<sub>O</sub> at a Load Step From Low-to-High Output Current

#### **Regulator Protection**

Both TPS70751 PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS70751 also features internal current limiting and thermal protection. During normal operation, the TPS70751 regulator 1 limits output current to approximately 1.6 A (typ) and regulator 2 limits output current to approximately 750 mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.

TEXAS INSTRUMENTS www.ti.com

SLVS718-DECEMBER 2006

#### **Power Dissipation and Junction Temperature**

Specified regulator operation is ensured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta, JA}}$$

Where:

T<sub>.</sub>max = Maximum allowable junction temperature

 $R_{\theta JA}$  = Thermal resistance junction-to-ambient for the package, i.e., 32.6°C/W for the 20-terminal PWP with no airflow

T<sub>A</sub> = Ambient temperature

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.



#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS70751MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	70751MEP	Samples
V62/07610-01XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	70751MEP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS70751MPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS70751MPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0

PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated