









SN54SC4T125-SEP SCLS970 - NOVEMBER 2023

# SN54SC4T125-SEP Radiation Tolerant, Single Power Supply Quadruple Buffer Translator GATE With 3-State Output CMOS Logic Level Shifter

### 1 Features

Texas

- VID V62/23631-01XE
- **Radiation Tolerant** 
  - Single Event Latch-Up (SEL) immune up to 43 MeV-cm<sup>2</sup>/mg at 125°C
  - Total Ionizing Does (TID) Radiation Lot Acceptance Testing (RLAT) for every wafer lot up to 30 krad(Si)
  - Single Event Transient (SET) characterized up to LET =  $43 \text{ MeV-cm}^2/\text{mg}$
- Wide operating range of 1.2 V to 5.5 V
  - Single-supply voltage translator:
    - Up translation:
      - 1.2 V to 1.8 V
      - 1.5 V to 2.5 V
      - 1.8 V to 3.3 V
      - 3.3 V to 5.0 V
      - Down translation:
        - 5.0 V, 3.3 V, 2.5 V to 1.8 V
        - 5.0 V, 3.3 V to 2.5 V
        - 5.0 V to 3.3 V
- 5.5-V tolerant input pins
- Supports standard pinouts
- Up to 150 Mbps with 5-V or 3.3-V  $V_{CC}$
- Latch-up performance exceeds 250 mA per JESD 17
- Space Enhanced Plastic
  - Controlled baseline
  - Au bondwire and NiPdAu lead finish
  - Meets NASA ASTM E595 outgassing specification
  - One fabrication, assembly, and test site
  - Extended product life cycle
  - Product traceability

### 2 Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers

### **3 Description**


The SN54SC4T125-SEP contains four independent buffers with 3-state outputs and extended voltage operation to allow for level translation. Each buffer performs the Boolean function Y = A in positive logic. The outputs can be put into a high impedance (Hi-Z) state by applying a HIGH on the  $\overline{OE}$  pin. The output level is referenced to the supply voltage ( $V_{CC}$ ) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V output).

### **Package Information**

PART NUMBER PACKAGE <sup>(1)</sup>		PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM) <sup>(3)</sup>
SN54SC4T125-SEP	PW (TSSOP, 14)	5 mm × 6.4 mm	5 mm × 4.4 mm

- For more information, see Section 11. (1)
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Simplified Logic Diagram (Positive Logic)






# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	5
5.5 Electrical Characteristics	5
5.6 Switching Characteristics	6
5.7 Noise Characteristics	7
5.8 Typical Characteristics	8
6 Parameter Measurement Information	10
7 Detailed Description	
7.1 Overview	11
7.2 Functional Block Diagram	11

7.3 Feature Description	11
7.4 Device Functional Modes	
8 Application and Implementation	. 14
8.1 Application Information	. 14
8.2 Typical Application	. 14
8.3 Power Supply Recommendations	16
8.4 Layout	. 16
9 Device and Documentation Support	17
9.1 Documentation Support	17
9.2 Receiving Notification of Documentation Updates	17
9.3 Support Resources	17
9.4 Trademarks	17
9.5 Electrostatic Discharge Caution	17
9.6 Glossary	17
10 Revision History	17
11 Mechanical, Packaging, and Orderable	
Information	. 17



### **4** Pin Configuration and Functions



#### Figure 4-1. PW Package, 14-Pin TSSOP (Top View)

#### **Table 4-1. Pin Functions**

P	PIN TYPE <sup>(1)</sup>		DESCRIPTION			
NAME	NO.		DESCRIPTION			
1 <del>0E</del>	1	I	Channel 1, output enable, active low			
1A	2	I	Channel 1, input A			
1Y	3	0	Channel 1, output Y			
2 <del>0E</del>	4	I	Channel 2, output enable, active low			
2A	5	I	Channel 2, input A			
2Y	6	0	Channel 2, output Y			
GND	7	G	Ground			
3Y	8	0	Channel 3, output Y			
3A	9	I	Channel 3, input A			
3 <del>0E</del>	10	I	Channel 3, output enable, active low			
4Y	11	0	Channel 4, output Y			
4A	12	I	Channel 4, input A			
4 <del>0E</del>	13	I	Channel 4, output enable, active low			
V <sub>CC</sub>	14	Р	Positive supply			

(1) I = input, O = output, I/O = input or output, G = ground, P = power.



### **5** Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>	nput voltage range <sup>(2)</sup>		7	V
Vo	Voltage range applied to any outp	/oltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		7	V
Vo	Output voltage range <sup>(2)</sup>	Output voltage range <sup>(2)</sup>		V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < -0.5 V		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous output current through	Continuous output current through V <sub>CC</sub> or GND		±50	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.2	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.2 V to 1.3 V	0.78		V
		V <sub>CC</sub> = 1.65 V to 2 V	1.1		
V	High lovel input veltage	V <sub>CC</sub> = 2.25 V to 2.75 V	1.28		V
VIH	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	1.45		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	2		
V <sub>IL</sub>	Low-Level input voltage	V <sub>CC</sub> = 1.2 V to 1.3 V		0.18	V
		V <sub>CC</sub> = 1.65 V to 2 V		0.5	
N/	Low Lovel input veltage	V <sub>CC</sub> = 2.25 V to 2.75 V		0.65	V
VIL	Low-Level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.75	v
		V <sub>CC</sub> = 4.5 V to 5.5 V	· · · · · ·	0.85	
		V <sub>CC</sub> = 1.6 V to 2 V	±3		
I <sub>O</sub>	Output current	V <sub>CC</sub> = 2.25 V to 2.75 V		±7	mA
		V <sub>CC</sub> = 3.3 V to 5.0 V			
lo	Output Current	V <sub>CC</sub> = 4.5 V to 5.5 V		±25	mA
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 1.6 V to 5.0 V		20	ns/V

4 Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### **5.3 Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T <sub>A</sub>	Operating free-air temperature	-55	125	°C

#### **5.4 Thermal Information**

		SN54SC4T125-SEP	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	147.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	77.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	90.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	27.2	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	90.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **5.5 Electrical Characteristics**

over operating free-air temperature range; typical ratings measured at  $T_A = 25$ °C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	ТҮР	MAX	UNIT	
	I <sub>OH</sub> = -50 μA	1.2 V to 5.5 V	V <sub>CC</sub> -0.2				
	Ι <sub>ΟΗ</sub> = -50 μΑ	1.65 V to 5.5 V	V <sub>CC</sub> -0.1				
	I <sub>OH</sub> = -1 mA	1.2 V	0.8				
И <sub>ОН</sub>	I <sub>OH</sub> = -2 mA	1.65 V to 2 V	1.21	1.7 <sup>(1)</sup>		V	
VOH	I <sub>OH</sub> = -3 mA	2.25 V to 2.75 V	1.93	2.4 <sup>(1)</sup>		v	
	I <sub>OH</sub> = -5.5 mA	3 V to 3.6 V	2.49	3.08 <sup>(1)</sup>			
	I <sub>OH</sub> = -8 mA	4.5 V to 5.5 V	3.95	4.65 <sup>(1)</sup>			
	I <sub>OH</sub> = -24 mA	4.5 V to 5.5 V	3.15				
	I <sub>OL</sub> = 50 μA	1.2 V to 5.5 V			0.1		
	I <sub>OL</sub> = 50 μA	1.65 V to 5.5 V			0.1		
	I <sub>OL</sub> = 1 mA	1.2 V			0.2		
1	I <sub>OL</sub> = 2 mA	1.65 V to 2 V		0.1 <sup>(1)</sup>	0.25	V	
V <sub>OL</sub>	I <sub>OL</sub> = 3 mA	2.25 V to 2.75 V		0.1 <sup>(1)</sup>	0.2		
	I <sub>OL</sub> = 5.5 mA	3 V to 3.6 V		0.2 <sup>(1)</sup>	0.25		
	I <sub>OL</sub> = 8 mA	4.5 V to 5.5 V		0.3 <sup>(1)</sup>	0.35		
	I <sub>OL</sub> = 24 mA	4.5 V to 5.5 V			0.75		
1	V <sub>I</sub> = 0 V or V <sub>CC</sub>	0 V to 5.5 V		±0.1	±1	μA	
сс	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	1.2 V to 5.5 V		2	93	μA	
A.I.	One input at 0.3 V or 3.4 V, other inputs at 0 or $V_{CC}$ , $I_0 = 0$	5.5 V		1.35	1.5	mA	
ΔI <sub>CC</sub>	One input at 0.3 V or 1.1 V, other inputs at 0 or V <sub>CC</sub> , $I_0 = 0$	1.8 V			68	μA	
CI	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3	5	pF	
Co	$V_{O} = V_{CC}$ or GND	5 V		5	8	pF	
oz	$V_{O}$ = $V_{CC}$ or GND and $V_{CC}$ = 5.5 V	5.5 V			±2.5	μΑ	

Copyright © 2023 Texas Instruments Incorporated



### 5.5 Electrical Characteristics (continued)

over operating free-air temperature range; typical ratings measured at T<sub>A</sub> = 25°C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
C <sub>PD</sub> <sup>(2)</sup> <sup>(3)</sup>	C <sub>L</sub> = 50 pF, F = 10 MHz	1.2 V to 5.5 V		11	25	pF

(1) Typical value at nearest nominal voltage (1.8 V, 2.5 V, 3.3 V, and 5 V)

(2) C<sub>PD</sub> is used to determine the dynamic power consumption, per channel.

(3)  $P_D = V_{CC} {}^2xF_Ix(C_{PD} + C_L)$  where  $F_I =$  input frequency,  $C_L =$  output load capacitance,  $V_{CC} =$  supply voltage.

### **5.6 Switching Characteristics**

over operating free-air temperature range; typical ratings measured at T<sub>A</sub> = 25°C (unless otherwise noted).

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V <sub>cc</sub>	MIN	ТҮР	МАХ	UNIT
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF	1.2 V		41.8	178.9	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	1.2 V		27.8	163.6	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.2 V		29.8	66.2	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.2 V		26.7	59.2	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.2 V		41.6	101.4	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.2 V		40.4	100.7	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50 pF	1.2 V		46.4	200.2	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	1.2 V		42.6	176.2	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.2 V		40.8	78.2	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.2 V		37.8	71.7	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.2 V		47.5	113.6	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.2 V		46.3	113.8	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF	1.8 V		15.6	40.1	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	1.8 V		11.8	40.1	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.8 V		13.0	20.9	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.8 V		11.7	18.5	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.8 V		17.4	33.3	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 15 pF	1.8 V		16.8	32.3	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50 pF	1.8 V		21.0	46.7	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	1.8 V		16.1	46.7	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.8 V		19.7	28.2	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.8 V		18.6	25.9	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.8 V		19.9	37.1	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 50 pF	1.8 V		19.1	35.8	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF	2.5 V		10.6	24.0	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	2.5 V		7.1	24.0	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	2.5 V		8.2	12.6	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	2.5 V		7.4	11.1	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF	2.5 V		10.4	19.8	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 15 pF	2.5 V		9.9	19.0	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50 pF	2.5 V		13.5	25.4	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	2.5 V		10.1	25.4	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	2.5 V		13.1	18.5	ns
t <sub>PLZ</sub>	OE	Y	$C_L = 50 \text{ pF}$	2.5 V		12.0	16.4	ns
t <sub>PZH</sub>	OE	Y	$C_L = 50 \text{ pF}$	2.5 V		12.0	22.5	ns



### 5.6 Switching Characteristics (continued)

over operating free-air temperature range; typical ratings measured at  $T_A = 25^{\circ}C$  (unless otherwise noted).

PARAMETER		TO (OUTPUT)	LOAD CAPACITANCE	V <sub>cc</sub>	MIN	ТҮР	MAX	UNIT
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 50 pF	2.5 V		11.1	21.5	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF	3.3 V		7.9	15.2	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	3.3 V		5.4	13.8	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	3.3 V		6.0	9.9	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	3.3 V		5.3	8.2	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF	3.3 V		7.9	14.1	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 15 pF	3.3 V		7.4	13.5	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50 pF	3.3 V		10.2	18.3	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	3.3 V		7.8	16.0	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	3.3 V		9.7	15.1	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	3.3 V		9.2	12.9	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF	3.3 V		9.1	16.4	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 50 pF	3.3 V		8.3	15.3	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF	5 V		5.3	10.2	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	5 V		4.2	9.9	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	5 V		4.6	7.5	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	5 V		4.2	6.1	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF	5 V		5.6	9.6	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 15 pF	5 V		5.1	8.9	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50 pF	5 V		7.1	12.5	ns
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	5 V		5.8	11.5	ns
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	5 V		6.9	10.9	ns
t <sub>PLZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	5 V		6.8	9.1	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF	5 V		6.6	11.0	ns
t <sub>PZL</sub>	OE	Y	C <sub>L</sub> = 50 pF	5 V		5.7	10.0	ns

## **5.7 Noise Characteristics**


VCC = 5 V, CL = 50 pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		1	1.2	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>	-0.8	-0.3		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4.4	5		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.1			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.5	V



### **5.8 Typical Characteristics**


 $T_A = 25^{\circ}C$  (unless otherwise noted)





### 5.8 Typical Characteristics (continued)

T<sub>A</sub> = 25°C (unless otherwise noted)





### 6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ .

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.






Figure 6-1. Load Circuit for 3-State Outputs



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ . Figure 6-2. Voltage Waveforms Propagation Delays



(2) S1 = OPEN, S2 = CLOSED.

(3) The greater between  $t_{PZL}$  and  $t_{PZH}$  is the same as  $t_{en}$ .

(4) The greater between  $t_{PLZ}$  and  $t_{PHZ}$  is the same as  $t_{dis}$ .






Figure 6-4. Voltage Waveforms, Input and Output **Transition Times** 




### 7 Detailed Description

### 7.1 Overview

The SN74LV4T125-Q1 contains four independent buffers with 3-state outputs and extended voltage operation to allow for level translation. Each buffer performs the Boolean function Y = A in positive logic. The outputs can be put into a Hi-Z state by applying a High on the  $\overline{OE}$  pin. The output level is referenced to the supply voltage (V<sub>CC</sub>) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10-k\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

### 7.3.2 Clamp Diode Structure

The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only as depicted in Figure 7-1.

### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.






Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 7.3.3 LVxT Enhanced Input Voltage

The SN54SC4T125-SEP belongs to TI's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be referenced to the supply voltage ( $V_{CC}$ ), as described in the *Electrical Characteristics* table. For proper functionality, input signals must remain at or below the specified  $V_{IH(MIN)}$  level for a HIGH input state, and at or below the specified  $V_{IL(MAX)}$  for a LOW input state. Figure 7-2 shows the typical  $V_{IH}$  and  $V_{IL}$  levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k $\Omega$ resistor is recommended and will typically meet all requirements.




Figure 7-2. LVxT Input Voltage Levels



#### 7.3.3.1 Down Translation

Signals can be translated down using the SN54SC4T125-SEP. The voltage applied at the  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0 V in the LOW state. Ensure that the input signals in the HIGH state are between  $V_{IH(MIN)}$  and 5.5 V, and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in Figure 7-2.

For example, standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to match 1.8 V CMOS signals when operating from 1.8-V  $V_{CC}$ . See Figure 7-3.

Down Translation Combinations are as follows:

- 1.8-V V<sub>CC</sub> Inputs from 2.5 V, 3.3 V, and 5.0 V
- 2.5-V V<sub>CC</sub> Inputs from 3.3 V and 5.0 V
- 3.3-V V<sub>CC</sub> Inputs from 5.0 V

#### 7.3.3.2 Up Translation

Input signals can be up translated using the SN54SC4T125-SEP. The voltage applied at  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0 V in the LOW state.

The inputs have reduced thresholds that allow for input HIGH state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a  $V_{IH(MIN)}$  of 3.5 V. For the SN54SC4T125-SEP,  $V_{IH(MIN)}$  with a 5-V supply is only 2 V, which would allow for up-translation from a typical 2.5-V to 5-V signals.

As shown in Figure 7-3, ensure that the input signals in the HIGH state are above  $V_{IH(MIN)}$  and input signals in the LOW state are lower than  $V_{IL(MAX)}$ .

Up Translation Combinations are as follows:

- 1.8-V  $V_{CC}$  Inputs from 1.2 V
- 2.5-V V<sub>CC</sub> Inputs from 1.8 V
- 3.3-V V<sub>CC</sub> Inputs from 1.8 V and 2.5 V
- 5.0-V  $V_{CC}$  Inputs from 2.5 V and 3.3 V




Figure 7-3. SCxT Up and Down Translation Example

### 7.4 Device Functional Modes

Function Table lists the functional modes of the SN74LV4T125-Q1.

L

Н

	Table 7-1. Function Table								
INPL	JTS <sup>(1)</sup>	OUTPUT							
ŌĒ	A	Y							
L	Н	Н							

(1) H = high voltage level, L = low voltage level, X = do not care, Z = high impedance

L

Х

L

Ζ



### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

In this application, a buffer with a 3-state output is used to disable a data signal as shown in Figure 8-1. The remaining three buffers can be used for signal conditioning in other places in the system, or the inputs can be grounded and the channels left unused.

### 8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN54SC4T125-SEP plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN54SC4T125-SEP plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN54SC4T125-SEP can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN54SC4T125-SEP can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V<sub>CC</sub> pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.



#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN54SC4T125-SEP (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

#### 8.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN54SC4T125-SEP to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . Doing this will not violate the maximum output current from the *Absolute Maximum Ratings*. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

### 8.2.3 Application Curves




Figure 8-2. Application Timing Diagram



### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74LV4T125-Q1



### **9** Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, *Designing With Logic* application report
- Texas Instruments, HCMOS Design Considerations data sheet

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **10 Revision History**

DATE	REVISION	NOTES
November 2023	*	Initial Release

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN54SC4T125MPWTSEP	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	S125SEP	Samples
V62/23631-01XE	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		S125SEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

17-Apr-2024



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN54SC4T125MPWTSEP	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Nov-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN54SC4T125MPWTSEP	TSSOP	PW	14	250	356.0	356.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated