







SN54SC8T595-SEP SCAS992 - MARCH 2024

SN54SC8T595-SEP Radiation Tolerant 8-Bit Shift Registers With 3-State Output And **Logic Level Shifter**

1 Features

- **VID TBD**
- Radiation Tolerant:
 - Single Event Latch-Up (SEL) immune up to 43 MeV-cm²/mg at 125°C
 - Total Ionizing Does (TID) Radiation Lot Acceptance Testing (RLAT) for every wafer lot up to 30 krad(Si)
 - Single Event Transient (SET) characterized up to LET = $43 \text{ MeV-cm}^2/\text{mg}$
- Wide operating range of 1.2V to 5.5V
- Single-supply voltage translator:
 - Up translation:
 - 1.2V to 1.8V
 - 1.5V to 2.5V
 - 1.8V to 3.3V
 - 3.3V to 5.0V
 - Down translation:
 - 5.0V, 3.3V, 2.5V to 1.8V
 - 5.0V, 3.3V to 2.5V
 - 5.0V to 3.3V
- 5.5V tolerant input pins
- Supports standard pinouts
- Up to 150Mbps with 5V or 3.3V V_{CC}
- Latch-up performance exceeds 250mA per JESD
- Space enhanced plastic:
 - Controlled baseline
 - Au bondwire and NiPdAu lead finish
 - Meets NASA ASTM E595 outgassing specification
 - One fabrication, assembly, and test site
 - Extended product life cycle
 - Product traceability

2 Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers

3 Description

The SN54SC8T595-SEP device contains an 8-bit, serial-in, parallel-out shift register that feeds an 8bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output (QH') for cascading. When the output-enable (\overline{OE}) input is high, the outputs are in a high-impedance state. Internal register data is not impacted by the operation of the \overline{OE} input. The output level is referenced to the supply voltage (V_{CC}) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.


The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2V input to 1.8V output or 1.8V input to 3.3V output). In addition, the 5V tolerant input pins enable down translation (for example, 3.3V to 2.5V output).

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM)(3)
SN54SC8T595-SEP	PW (TSSOP, 16)	5mm × 6.4mm	5mm × 4.4mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.





Simplified Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	7.4 Device Functional Modes	17
2 Applications	1	8 Application and Implementation	18
3 Description	1	8.1 Application Information	18
4 Pin Configuration and Functions	4	8.2 Typical Application	18
5 Specifications	<mark>5</mark>	8.3 Power Supply Recommendations	20
5.1 Absolute Maximum Ratings	<mark>5</mark>	8.4 Layout	2 1
5.2 ESD Ratings	<u>5</u>	9 Device and Documentation Support	22
5.3 Recommended Operating Conditions	6	9.1 Documentation Support	22
5.4 Thermal Information	<mark>6</mark>	9.2 Receiving Notification of Documentation Updates.	22
5.5 Electrical Characteristics	7	9.3 Support Resources	22
5.6 Timing Characteristics	7	9.4 Trademarks	22
5.7 Switching Characteristics	8	9.5 Electrostatic Discharge Caution	22
5.8 Typical Characteristics	11	9.6 Glossary	22
6 Parameter Measurement Information	13	10 Revision History	
7 Detailed Description	14	11 Mechanical, Packaging, and Orderable	
7.1 Overview	14	Information	22
7.2 Functional Block Diagram	14	11.1 Tape and Reel Information	23
7.3 Feature Description	14	11.2 Mechanical Data	
·			



4 Pin Configuration and Functions




Figure 4-1. PW Package, 16-Pin TSSOP (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE\''	DESCRIPTION
Q _B	1	0	Q _B output
Q _C	2	0	Q _C output
Q _D	3	0	Q _D output
Q _E	4	0	Q _E output
Q _F	5	0	Q _F output
Q_G	6	0	Q _G output
Q _H	7	0	Q _H output
GND	8	G	Ground
Q _H '	9	0	Serial output, can be used for cascading
SRCLR	10	I	Shift register clear, active low
SRCLK	11	I	Shift register clock, rising edge triggered
RCLK	12	I	Output register clock, rising edge triggered
ŌĒ	13	I	Output Enable, active low
SER	14	I	Serial input
Q _A	15	0	Q _A output
V _{CC}	16	Р	Positive supply

(1) I = input, O = output, I/O = input or output, G = ground, P = power.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾			V
Vo	Voltage range applied to any outp	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < -0.5V		-20	mA
I _{OK}	Output clamp current	V_{O} < -0.5V or V_{O} > V_{CC} + 0.5V		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous output current through	Continuous output current through V _{CC} or GND		±50	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITION	MIN	MAX	UNIT
V _{CC}	Supply voltage		1.2	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.2V to 1.3V	0.78		V
		V _{CC} = 1.65V to 2V	1.1		
V_{IH}	High-level input voltage	V _{CC} = 2.25V to 2.75V	1.28		V
		V _{CC} = 3V to 3.6V	1.45		V
		V _{CC} = 4.5V to 5.5V	2		3
	Low-Level input voltage	V _{CC} = 1.2V to 1.3V		0.18	
		V _{CC} = 1.65V to 2V		0.5	
V_{IL}		V _{CC} = 2.25V to 2.75V		0.65	V
		V _{CC} = 3V to 3.6V		0.75	
		V _{CC} = 4.5V to 5.5V		0.85	
		V _{CC} = 1.6V to 2V		±3	
	Output ourrent	V _{CC} = 2.25V to 2.75V		±7	m Λ
I _O	Output current	V _{CC} = 3.3V to 5.0V		±15	mA
		V _{CC} = 4.5V to 5.5V		±25	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.6V to 5.0V		20	ns/V
T _A	Operating free-air temperature	'	-55	125	°C

5.4 Thermal Information

		SN54SC8T595-SEP	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	124.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	59.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14.8	°C/W
Y_{JB}	Junction-to-board characterization parameter	69.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback



5.5 Electrical Characteristics

over operating free-air temperature range; typical ratings measured at T_A = 25°C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	I _{OH} = -50μA	1.2V to 5.5V	V _{CC} -0.2			
	I _{OH} = -1mA	1.2V	0.8			
	I _{OH} = -2mA	1.65V to 2V	1.21	1.7 ⁽¹⁾		
OL OZ	I _{OH} = -3mA	2.25V to 2.75V	1.93	2.4 ⁽¹⁾		V
	I _{OH} = -5.5mA	3V to 3.6V	2.49	3.08 ⁽¹⁾		
	I _{OH} = -8mA	4.5V to 5.5V	3.95	4.65 ⁽¹⁾		
	I _{OH} = –24mA	4.5V to 5.5V	3.15			
	I _{OL} = 50 μA	1.2V to 5.5V			0.1	
	I _{OL} = 1mA	1.2V			0.2	
	I _{OL} = 2mA	1.65V to 2V		0.1 ⁽¹⁾	0.25	
V _{OL}	I _{OL} = 3mA	2.25V to 2.75V		0.1 ⁽¹⁾	0.2	V
	I _{OL} = 5.5mA	3V to 3.6V		0.2(1)	0.25	
	I _{OL} = 8mA	4.5V to 5.5V		0.3(1)	0.35	
	I _{OL} = 24mA	4.5V to 5.5V			0.75	
I _I	V _I = 0V or V _{CC}	0V to 5.5V		±0.1	±1	μΑ
I _{OZ}	$V_O = V_{CC}$ or GND and $V_{CC} = 5.5V$	5.5V			±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	1.2V to 5.5V		2	93	μA
ΔΙ	One input at 0.3V or 3.4V, other inputs at 0 or V_{CC} , I_{O} = 0	5.5V		1.35	1.5	mA
Δl _{CC}	One input at 0.3V or 1.1V, other inputs at 0 or V_{CC} , $I_{O} = 0$	1.8V			68	μА
C _{PD} (2) (3)	C _L = 50pF, F = 10MHz	1.2V to 5.5V			170	pF

- (1) Typical value at nearest nominal voltage (1.8V, 2.5V, 3.3V, and 5V)
- (2) C_{PD} is used to determine the dynamic power consumption, per channel.
- (3) $P_D = V_{CC}^2 x F_1 x (C_{PD} + C_L)$ where $F_I =$ input frequency, $C_L =$ output load capacitance, $V_{CC} =$ supply voltage.

5.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION CONDITION		V	-55°C to 125	°C	UNIT
PARAMETER	DESCRIPTION	CONDITION	V CC	MIN	MAX	UNII
f _{CLOCK}	Clock frequency		1.2V		1.8	MHz
	Pulse duration	RCLK or SRCLK high or low	1.2V	57.4		ns
t _W	Fuise duration	1.2V	ns			
		SER before SRCLK↑	1.2V	45.8		ns
	Setup time	SRCLK↑ before RCLK↑	1.2V	169.4		ns
t _{SU}	Setup time	SRCLR low before RCLK↑	1.2V	180.4		ns
		SRCLR high (inactive) before SRCLK↑	1.2V	61.2		ns
t _H	Hold time	SER after SRCLK↑	1.2V	0		ns
f _{CLOCK}	Clock frequency		1.8V		10.3	MHz
4	Dulas duration	RCLK or SRCLK high or low	1.8V	15.7		ns
t _W	Pulse duration	SCRCLR low	1.8V	13.5		ns



5.6 Timing Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V	-55°C to 125°C		UNIT
PARAMETER	DESCRIPTION	CONDITION	V _{cc}	MIN	MAX	UNII
		SER before SRCLK↑	1.8V	13.2		ns
	Out on the c	SRCLK↑ before RCLK↑	1.8V	44.4	MIN MAX 3.2 4.4 8.5 0.1 0.8 19.8 0.9 0.9 9.8 5.3 8.9 6.8 0.6 29.3 9.6 9.7 8.5 8.7 1.8 5.7 0.5 58.3 9 9.2 6.8 4.5 5.7 5	ns
t _{SU}	Setup time	SRCLR low before RCLK↑	1.8V	48.5		ns
		SRCLR high (inactive) before SRCLK↑	1.8V	10.1		ns
t _H	Hold time	SER after SRCLK↑	1.8V	0.8		ns
f _{CLOCK}	Clock frequency		2.5V		19.8	MHz
	Date a describer	RCLK or SRCLK high or low	2.5V	10.9		ns
t _W	Pulse duration	SCRCLR low	2.5V	MIN MAX 13.2 44.4 48.5 10.1 0.8 19.8 10.9 10.9 9.8 25.3 28.9 6.8 0.6 29.3 9.6 9.7 8.5 18.7 21.8 5.7 0.5 58.3 9 9.2 6.8 14.5 15.7	ns	
		SER before SRCLK↑	2.5V	9.8		ns
	Out on the c	SRCLK↑ before RCLK↑	2.5V	25.3		ns
t _{SU}	Setup time	SRCLR low before RCLK↑	2.5V	28.9		ns
		SRCLR high (inactive) before SRCLK↑	2.5V	6.8		ns
t _H	Hold time	SER after SRCLK↑	2.5V	0.6		ns
f _{CLOCK}	Clock frequency		3.3V		29.3	MHz
	Date described	RCLK or SRCLK high or low	3.3V	9.6		ns
t _W	Pulse duration	SCRCLR low	3.3V	9.7	MIN MAX 13.2 44.4 48.5 10.1 0.8 19.8 10.9 10.9 9.8 25.3 28.9 6.8 0.6 29.3 9.6 9.7 8.5 18.7 21.8 5.7 0.5 58.3 9 9.2 6.8 14.5 15.7 5	ns
		SER before SRCLK↑	3.3V	8.5		ns
	Catura time a	SRCLK↑ before RCLK↑	3.3V	18.7	19.8 29.3	ns
t _{SU}	Setup time	SRCLR low before RCLK↑	3.3V	21.8		ns
		SRCLR high (inactive) before SRCLK↑	3.3V	5.7	19.8 29.3	ns
t _H	Hold time	SER after SRCLK↑	3.3V	0.5		ns
f _{CLOCK}	Clock frequency		5V		58.3	MHz
Setu H Hold CLOCK Clock W Pulse H Hold CLOCK Clock W Pulse H Hold CLOCK Clock W Pulse Setu H Hold CLOCK Clock W Pulse Setu H Setu Setu H Setu Setu H Setu Setu	Dulas dunation	RCLK or SRCLK high or low	5V	9		ns
t _W	Pulse duration	SCRCLR low	5V	9.2	MIN MAX 13.2 44.4 48.5 10.1 0.8 19.8 10.9 10.9 9.8 25.3 28.9 6.8 0.6 29.3 9.6 9.7 8.5 18.7 21.8 5.7 0.5 58.3 9 9.2 6.8 14.5 15.7 5	ns
		SER before SRCLK↑	5V	6.8		ns
	Catua tima	SRCLK↑ before RCLK↑	5V	14.5		ns
t _{SU}	Setup time	SRCLR low before RCLK↑	5V	15.7		ns
		SRCLR high (inactive) before SRCLK↑	5V	5		ns
t _H	Hold time	SER after SRCLK↑	5V	0.4		ns

5.7 Switching Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT) Load Capacitance	V	-55°C	UNIT		
PARAMETER	PROW (INPUT)	10 (001701)	Load Capacitance	V _{cc}	MIN	TYP MAX	UNIT
T _{PZL}	OE	Q	CL = 15pF	1.2V	20.7	106.4	ns
T _{PZH}	OE	Q	CL = 15pF	1.2V	20.6	101.2	ns
T _{PLZ}	OE	Q	CL = 15pF	1.2V	19.4	80.3	ns
T _{PHZ}	OE	Q	CL = 15pF	1.2V	20.9	87.7	ns
T _{PLH}	RCLK	QA-QH	CL = 15pF	1.2V	20.4	113.3	ns
T _{PHL}	RCLK	QA-QH	CL = 15pF	1.2V	23.7	194.7	ns
T _{PLH}	SRCLK	QH'	CL = 15pF	1.2V	21.9	109	ns
T _{PHL}	SRCLK	QH'	CL = 15pF	1.2V	25.7	151.8	ns
T _{PHL}	SRCLR	QH'	CL = 15pF	1.2V	29.5	165	ns

Submit Document Feedback



5.7 Switching Characteristics (continued)

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted)

		To (OUTDUE)		.,	-55°C to 125°C		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Load Capacitance	V _{cc}	MIN	TYP MAX	UNIT
T _{PZL}	OE	Q	C _L = 50pF	1.2V	24.4	125.4	ns
T _{PZH}	OE	Q	C _L = 50pF	1.2V	24.2	114.4	ns
T _{PLZ}	OE	Q	C _L = 50pF	1.2V	28.6	92.1	ns
T _{PHZ}	OE	Q	C _L = 50pF	1.2V	30.2	100.1	ns
T _{PLH}	RCLK	QA-QH	C _L = 50pF	1.2V	23.8	125.4	ns
T _{PHL}	RCLK	QA-QH	C _L = 50pF	1.2V	27.3	212.3	ns
T _{PLH}	SRCLK	QH'	C _L = 50pF	1.2V	24.8	121	ns
T _{PHL}	SRCLK	QH'	C _L = 50pF	1.2V	29.2	169.4	ns
T _{PHL}	SRCLR	QH'	C _L = 50pF	1.2V	33	183.7	ns
T _{PZL}	OE	Q	CL = 15pF	1.8V	9.1	32.1	ns
T _{PZH}	OE	Q	CL = 15pF	1.8V	9	31.8	ns
T _{PLZ}	OE	Q	CL = 15pF	1.8V	9	24.8	ns
T _{PHZ}	OE	Q	CL = 15pF	1.8V	9.7	28.4	ns
T _{PLH}	RCLK	QA-QH	CL = 15pF	1.8V	8.4	31.7	ns
T _{PHL}	RCLK	QA-QH	CL = 15pF	1.8V	9.6	47.3	ns
T _{PLH}	SRCLK	QH'	CL = 15pF	1.8V	8.5	31.1	ns
T _{PHL}	SRCLK	QH'	CL = 15pF	1.8V	10	40	ns
T _{PHL}	SRCLR	QH'	CL = 15pF	1.8V	12.2	46.1	ns
T _{PZL}	OE	Q	C _L = 50pF	1.8V	11.4	37.6	ns
T _{PZH}	OE	Q	C _L = 50pF	1.8V	11.1	36.2	ns
T _{PLZ}	OE	Q	C _L = 50pF	1.8V	14.8	32.2	ns
T _{PHZ}	OE	Q	C _L = 50pF	1.8V	15.5	35.6	ns
T _{PLH}	RCLK	QA-QH	C _L = 50pF	1.8V	10.4	36.1	ns
T _{PHL}	RCLK	QA-QH	C _L = 50pF	1.8V	11.9	52.8	ns
T _{PLH}	SRCLK	QH'	C _L = 50pF	1.8V	10	35.4	ns
T _{PHL}	SRCLK	QH'	C _L = 50pF	1.8V	12.2	45.2	ns
T _{PHL}	SRCLR	QH'	C _L = 50pF	1.8V	14.1	51.5	ns
T _{PZL}	OE	Q	CL = 15pF	2.5V	6.1	19.5	ns
T _{PZH}	OE	Q	CL = 15pF	2.5V	6.3	19.3	ns
T _{PLZ}	OE	Q	CL = 15pF	2.5V	5.6	14.4	ns
T _{PHZ}	OE	Q	CL = 15pF	2.5V	6.2	16.8	ns
T _{PLH}	RCLK	QA-QH	CL = 15pF	2.5V	5.4	18.4	ns
T _{PHL}	RCLK	QA-QH	CL = 15pF	2.5V	6.1	26.6	ns
T _{PLH}	SRCLK	QH'	CL = 15pF	2.5V	5.5	16.6	ns
T _{PHL}	SRCLK	QH'	CL = 15pF	2.5V	6.4	22.7	ns
T _{PHL}	SRCLR	QH'	CL = 15pF	2.5V	8.1	26.7	ns
T _{PZL}	OE	Q	C _L = 50pF	2.5V	8.1	23.7	ns
T _{PZH}	OE	Q	C _L = 50pF	2.5V	7.8	22.2	ns
T _{PLZ}	OE	Q	C _L = 50pF	2.5V	9.7	19.7	ns
T _{PHZ}	OE	Q	C _L = 50pF	2.5V	10.1	21.8	ns
T _{PLH}	RCLK	QA-QH	C _L = 50pF	2.5V	6.8	21.3	ns
T _{PHL}	RCLK	QA-QH	C _L = 50pF	2.5V	8	30.6	ns
T _{PLH}	SRCLK	QH'	C _L = 50pF	2.5V	6.7	20.8	ns



5.7 Switching Characteristics (continued)

over operating free-air temperature range; typical values measured at T_A = 25 $^{\circ}$ C (unless otherwise noted)


DADAMETED	EDOM (INDUE)	TO (OUTDUT)		.,	-55°0			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Load Capacitance	V _{cc}	MIN	TYP MAX	UNIT	
T _{PHL}	SRCLK	QH'	C _L = 50pF	2.5V	8	26.3	ns	
T _{PHL}	SRCLR	QH'	C _L = 50pF	2.5V	9.6	30.4	ns	
T _{PZL}	OE	Q	CL = 15pF	3.3V	5	14.1	ns	
T _{PZH}	OE	Q	CL = 15pF	3.3V	5.2	13.6	ns	
T _{PLZ}	OE	Q	CL = 15pF	3.3V	4.4	10.3	ns	
T _{PHZ}	OE	Q	CL = 15pF	3.3V	4.6	11.8	ns	
T _{PLH}	RCLK	QA-QH	CL = 15pF	3.3V	4.3	13.2	ns	
T _{PHL}	RCLK	QA-QH	CL = 15pF	3.3V	4.7	18.9	ns	
T _{PLH}	SRCLK	QH'	CL = 15pF	3.3V	4.2	12.7	ns	
T _{PHL}	SRCLK	QH'	CL = 15pF	3.3V	5	16.1	ns	
T _{PHL}	SRCLR	QH'	CL = 15pF	3.3V	6.5	18.7	ns	
T _{PZL}	OE	Q	C _L = 50pF	3.3V	6.5	17.3	ns	
T _{PZH}	OE	Q	C _L = 50pF	3.3V	6.4	16.4	ns	
T _{PLZ}	OE	Q	C _L = 50pF	3.3V	7.5	14.4	ns	
T _{PHZ}	OE	Q	C _L = 50pF	3.3V	7.5	15.5	ns	
T _{PLH}	RCLK	QA-QH	C _L = 50pF	3.3V	5.4	15.7	ns	
T _{PHL}	RCLK	QA-QH	C _L = 50pF	3.3V	6.3	22	ns	
T _{PLH}	SRCLK	QH'	C _L = 50pF	3.3V	5.1	14.9	ns	
T _{PHL}	SRCLK	QH'	C _L = 50pF	3.3V	6.2	18.9	ns	
T _{PHL}	SRCLR	QH'	C _L = 50pF	3.3V	7.8	21.8	ns	
T _{PZL}	OE	Q	CL = 15pF	5V	3.8	9.4	ns	
T _{PZH}	OE	Q	CL = 15pF	5V	4	9.3	ns	
T _{PLZ}	OE	Q	CL = 15pF	5V	3.4	7.5	ns	
T _{PHZ}	OE	Q	CL = 15pF	5V	3.8	8.8	ns	
T _{PLH}	RCLK	QA-QH	CL = 15pF	5V	3.8	9.5	ns	
T _{PHL}	RCLK	QA-QH	CL = 15pF	5V	3.9	13.5	ns	
T _{PLH}	SRCLK	QH'	CL = 15pF	5V	3.7	9.3	ns	
T _{PHL}	SRCLK	QH'	CL = 15pF	5V	4.3	11.4	ns	
T _{PHL}	SRCLR	QH'	CL = 15pF	5V	5	12.5	ns	
T _{PZL}	OE	Q	C _L = 50pF	5V	4.9	12	ns	
T _{PZH}	OE	Q	C _L = 50pF	5V	4.9	11.6	ns	
T _{PLZ}	OE	Q	C _L = 50pF	5V	5.6	10.2	ns	
T _{PHZ}	OE	Q	C _L = 50pF	5V	5.1	11	ns	
T _{PLH}	RCLK	QA-QH	C _L = 50pF	5V	4.7	11.7	ns	
T _{PHL}	RCLK	QA-QH	C _L = 50pF	5V	5.4	15.8	ns	
T _{PLH}	SRCLK	QH'	C _L = 50pF	5V	4.5	11	ns	
T _{PHL}	SRCLK	QH'	C _L = 50pF	5V	5.4	13.6	ns	
T _{PHL}	SRCLR	QH'	C _L = 50pF	5V	5.9	14.6	ns	

Submit Document Feedback



5.8 Typical Characteristics


T_A = 25°C (unless otherwise noted)





5.8 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)






Figure 5-8. Output Voltage vs Current in LOW State; 3.3V Supply




Figure 5-9. Output Voltage vs Current in HIGH State; 2.5V Supply




Figure 5-10. Output Voltage vs Current in LOW State; 2.5V Supply




Figure 5-11. Output Voltage vs Current in HIGH State; 1.8V Supply




Figure 5-12. Output Voltage vs Current in LOW State; 1.8V Supply

Submit Document Feedback




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs




- (1) S1 = CLOSED, S2 = OPEN.
- (2) S1 = OPEN, S2 = CLOSED.
- (3) The greater between t_{PZL} and t_{PZH} is the same as t_{en}.
- (4) The greater between t_{PLZ} and t_{PHZ} is the same as t_{dis}.

Figure 6-3. Voltage Waveforms Propagation Delays



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 6-2. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .

Figure 6-4. Voltage Waveforms, Input and Output Transition Times




7 Detailed Description

7.1 Overview

The SN54SC8T595-SEP device contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (\overline{SRCLR}) input, serial (SER) input, and a serial output ($Q_{H'}$) for cascading. When the output-enable (\overline{OE}) input is high, the outputs are in a high-impedance state. Internal register data is not impacted by the operation of the \overline{OE} input. The output level is referenced to the supply voltage (V_{CC}) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2V input to 1.8V output or 1.8V input to 3.3V output). In addition, the 5V tolerant input pins enable down translation (for example, 3.3V to 2.5V output).

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 SCxT Enhanced Input Voltage

The SN54SC8T595-SEP belongs to TI's SCxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5V levels to support down-translation. The output voltage will always be referenced to the supply voltage (V_{CC}), as described in the *Electrical Characteristics* table. For proper functionality, input signals must remain at or below the specified $V_{IH(MIN)}$ level for a HIGH input state, and at or below the specified $V_{IL(MAX)}$ for a LOW input state. Figure 7-1 shows the typical V_{IH} and V_{IL} levels for the SCxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Submit Document Feedback

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k Ω resistor is recommended and will typically meet all requirements.




Figure 7-1. SCxT Input Voltage Levels

7.3.1.1 Down Translation

Signals can be translated down using the SN54SC8T595-SEP. The voltage applied at the V_{CC} will determine the output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical Characteristics tables.

When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0V in the LOW state. Ensure that the input signals in the HIGH state are between $V_{IH(MIN)}$ and 5.5V, and input signals in the LOW state are lower than V_{IL(MAX)} as shown in Figure 7-1.

For example, standard CMOS inputs for devices operating at 5.0V, 3.3V or 2.5V can be down-translated to match 1.8V CMOS signals when operating from 1.8V V_{CC}. See Figure 7-2.

Down Translation Combinations are as follows:

- 1.8V V_{CC} Inputs from 2.5V, 3.3V, and 5.0V
- $2.5V V_{CC}$ Inputs from 3.3V and 5.0V
- 3.3V V_{CC} Inputs from 5.0V

7.3.1.2 Up Translation

Input signals can be up translated using the SN54SC8T595-SEP. The voltage applied at V_{CC} will determine the output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical Characteristics tables. When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0V in the LOW state.

The inputs have reduced thresholds that allow for input HIGH state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5V supply will have a V_{IH(MIN)} of 3.5V. For the SN54SC8T595-SEP, V_{IH(MIN)} with a 5V supply is only 2V, which would allow for up-translation from a typical 2.5V to 5V signals.

As shown in Figure 7-2, ensure that the input signals in the HIGH state are above V_{IH(MIN)} and input signals in the LOW state are lower than $V_{IL(MAX)}$.



Up Translation Combinations are as follows:

- 1.8V V_{CC} Inputs from 1.2V
- 2.5V V_{CC} Inputs from 1.8V
- 3.3V V_{CC} Inputs from 1.8V and 2.5V
- 5.0-V V_{CC} Inputs from 2.5V and 3.3V




Figure 7-2. SCxT Up and Down Translation Example

7.3.2 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

7.3.3 Clamp Diode Structure

The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only as depicted in Figure 7-3.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-3. Electrical Placement of Clamping Diodes for Each Input and Output

Submit Document Feedback



7.4 Device Functional Modes

Function Table lists the functional modes of the SN54SC8T595-SEP.

Table 7-1. Function Table

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION
Х	Х	Х	Х	Н	Outputs Q _A – Q _H are disabled
Х	Х	Х	Х	L	Outputs Q _A – Q _H are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	1	Н	Х	х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Н	1	Х	Shift-register data is stored in the storage register.
Х	1	Н	1	Х	Data in shift register is stored in the storage register, the data is then shifted through.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, the SN54SC8T595-SEP is used to control seven-segment displays. Utilizing the serial output and combining a few of the input signals, this implementation reduces the number of I/O pins required to control the displays from sixteen to four. Unlike other I/O expanders, the SN54SC8T595-SEP does not need a communication interface for control. It can be easily operated with simple GPIO pins.

The OE pin is used to easily disable the outputs when the displays need to be turned off or connected to a PWM signal to control brightness. However, this pin can be tied low and the outputs of the SN54SC8T595-SEP can be controlled accordingly to turn off all the outputs reducing the I/O needed to three. There is no practical limitation to how many SN54SC8T595-SEP devices can be cascaded. To add more, the serial output will need to be connected to the following serial input and the clocks will need to be connected accordingly. With separate control for the shift registers and output registers, the desired digit can be displayed while the data for the next digit is loaded into the shift register.

At power-up, the initial state of the shift registers and output registers are unknown. To give them a defined state, the shift register needs to be cleared and then clocked into the output register. An RC circuit can be connected to the \overline{SRCLR} pin as shown in the Figure 8-1 to initialize the shift register to all zeros. With the \overline{OE} pin pulled up with a resistor, this process can be performed while the outputs are in a high impedance state eliminating any erroneous data causing issues with the displays.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

Submit Document Feedback



8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN54SC8T595-SEP plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN54SC8T595-SEP plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN54SC8T595-SEP can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN54SC8T595-SEP can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN54SC8T595-SEP (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SN54SC8T595-SEP to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. Doing this will not violate the maximum output current from the *Absolute Maximum Ratings*. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

8.2.3 Application Curves




Figure 8-2. Simplified Functional Diagram Showing Clock Operation

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

ADVANCE INFORMATION



8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




Figure 8-3. Example Layout for the SN54SC8T595-SEP



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, HCMOS Design Considerations data sheet

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES
March 2024	*	Initial Release


11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54SC8T595-SEP




11.1 Tape and Reel Information



TAPE DIMENSIONS + K0 + P1 + B0 W Cavity + A0 +


Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PN54SC8T595MPWTSEP	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PN54SC8T595MPWTSEP	TSSOP	PW	16	250	356	356	35.0




11.2 Mechanical Data

PW0016A

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- All linear dimensions are in millimeters. Any dimensions in parentnesis are for reference only. Dimensioning and tolers per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side. 5. Reference JEDEC registration MO-153.






EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.



www.ti.com 6-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PN54SC8T595MPWTSEP	ACTIVE	TSSOP	PW	16	250	TBD	Call TI	Call TI	-55 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated