







SN74LV1T00 SCLS737D - SEPTEMBER 2013 - REVISED MARCH 2024

# SN74LV1T00 Single Power Supply 2-Input Positive NAND Gate CMOS Logic Level Shifter

#### 1 Features

- Single-supply voltage translator at 5.0/3.3/2.5/1.8V
- Operating range of 1.8V to 5.5V
  - Up translation:
    - 1.2V<sup>1</sup> to 1.8V
    - 1.5V<sup>1</sup> to 2.5V
    - 1.8V<sup>1</sup> to 3.3V
    - 3.3V<sup>1</sup> to 5.0V
  - Down translation:
    - 5.0V, 3.3V, 2.5V to 1.8V
    - 5.0V, 3.3V to 2.5V
    - 5.0V to 3.3V
- Logic output is referenced to V<sub>CC</sub>
- Output drive
  - 8mA output drive at 5V
  - 7mA output drive at 3.3V
  - 3mA output drive at 1.8V
- Characterized up to 50MHz at 3.3V V<sub>CC</sub>
- 5V tolerance on input pins
- -40°C to 125°C operating temperature range
- Pb-free packages available: SC-70 (DCK)
  - $-2 \times 2.1 \times 0.65$ mm
- Latch-up performance exceeds 250mA order number package body size per JESD 17
- Supports standard Logic pinouts
- CMOS output B compatible with AUP1G and LVC1G families
- 1. Refer to the  $V_{IH}/V_{II}$  and output drive for lower  $V_{CC}$ condition.

## 2 Applications

- Industrial controllers
- Telecom
- Portable applications
- Servers
- PC and notebooks
- Automotive

## 3 Description

SN74LV1T00 is a low voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8V/2.5V/3.3V/5V CMOS levels

The input is designed with a lower threshold circuit to match 1.8V input logic at VCC = 3.3V and can be used in 1.8V to 3.3V level up translation. In addition, the 5V tolerant input pins enable down translation (e.g. 3.3V to 2.5V output at VCC = 2.5V). The wide VCC range of 1.8V to 5.5V allows generation of desired output levels to connect to controllers or processors.


The SN74LV1T00 is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

#### Package Inform9ation

DEVICE NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
SN74LV1T00	DBV (SOT-23, 5)	2.9mm x 2.8mm	2.9mm x 1.6mm
SIN/4LV1100	DCK (SC-70, 5)	2mm x 2.1mm	2mm x 1.25mm

- For more information, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.





**Switching Thresholds for 1.8V to 3.3V Translation** 



# **Table of Contents**

1 Features	1	8.1 Overview	11
2 Applications	1	8.2 Functional Block Diagram	<mark>11</mark>
3 Description	1	8.3 Feature Description	11
4 Related Products	4	8.4 Device Functional Modes	13
5 Pin Configuration and Functions	5	9 Application and Implementation	14
6 Specifications	. 6	9.1 Power Supply Recommendations	14
6.1 Absolute Maximum Ratings	. 6	9.2 Layout	14
6.2 ESD Ratings	. 6	10 Device and Documentation Support	15
6.3 Recommended Operating Conditions	6	10.1 Receiving Notification of Documentation Update	s15
6.4 Thermal Information	7	10.2 Support Resources	15
6.5 Electrical Characteristics	7	10.3 Trademarks	15
6.6 Switching Characteristics	8	10.4 Electrostatic Discharge Caution	15
6.7 Operating Characteristics	. 8	10.5 Glossary	15
6.8 Typical Characteristics		11 Revision History	15
7 Parameter Measurement Information	10	12 Mechanical, Packaging, and Orderable	
8 Detailed Description	11	Information	15



## **4 Related Products**

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T17	DCK, DBV	Single Schmitt-Trigger Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T34	DCK, DBV	Single Buffer Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T126	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs



# **5 Pin Configuration and Functions**




Figure 5-1. DCK or DBV Package, 5-Pin SC70 or SOT-23 (Top View)

**Table 5-1. Pin Functions** 

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE\''	DESCRIPTION
Α	1	I	Input A
В	B 2 I		Input B
GND	3	G	Ground
Υ	4	0	Output Y
V <sub>CC</sub>	5	Р	Positive supply

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

	-		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7.0	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7.0	V
V	Voltage range applied to a	any output in the high-impedance or power-off state <sup>(2)</sup>	-0.5	4.6	V
Vo	Voltage range applied to a	any output in the high or low state <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current			±25	mA
	Continuous current throug	h V <sub>CC</sub> or GND		±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/ JEDEC JS-002 <sup>(2)</sup>	±1000	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) (1)

	3 1 3 (	,	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.6	5.5	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
	High-level output current	V <sub>CC</sub> = 1.8 V		-3		
		V <sub>CC</sub> = 2.5 V		-5	mA	
I <sub>OH</sub>	nigri-level output current	V <sub>CC</sub> = 3.3 V		-7	ША	
		V <sub>CC</sub> = 5.0 V				
		V <sub>CC</sub> = 1.8 V		3		
	Low level output ourrent	V <sub>CC</sub> = 2.5 V		5	mA	
I <sub>OL</sub>	nput voltage Putput voltage ligh-level output current ow-level output current	V <sub>CC</sub> = 3.3 V		7	ША	
		V <sub>CC</sub> = 5.0 V		8		
		V <sub>CC</sub> = 1.8 V		20		
Δt/Δν	Δv Input transition rise or fall rate	out transition rise or fall rate $V_{CC} = 3.3 \text{ V or } 2.5 \text{ V}$		20	ns/V	
		V <sub>CC</sub> = 5.0 V		20		

Submit Document Feedback Product Folder Links: SN74LV1T00

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **6.4 Thermal Information**

	THERMAL METRIC(1)	DBV	DCK	UNIT
	THERIVIAL WETRIO	5 PINS	5 PINS	ONII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278	252	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> =	T <sub>A</sub> = 25°C		$T_A = -40$ °C to	125°C	UNIT	
	FARAMETER	TEST CONDITIONS	▼cc	MIN	TYP	MAX	MIN	MAX	ONI	
			V <sub>CC</sub> = 1.65 V to 1.8 V	0.94			1.0			
			V <sub>CC</sub> = 2.0 V	1.02			1.03			
			V <sub>CC</sub> = 2.25 V to 2.5 V	1.135	,		1.18			
	High-level input		V <sub>CC</sub> = 2.75 V	1.21	,		1.23		.,	
/ <sub>IH</sub>	<sup>IH</sup> voltage		V <sub>CC</sub> = 3 V to 3.3 V	1.35			1.37		V	
			V <sub>CC</sub> = 3.6 V	1.47			1.48			
			V <sub>CC</sub> = 4.5 V to 5.0 V	2.02			2.03			
			V <sub>CC</sub> = 5.5 V	2.1			2.11			
			V <sub>CC</sub> = 1.65 V to 2.0 V			0.58		0.55		
	Low-level input		V <sub>CC</sub> = 2.25 V to 2.75 V			0.75		0.71	.,	
/ <sub>IL</sub>	voltage		V <sub>CC</sub> = 3 V to 3.6 V			0.8		0.65	V	
			V <sub>CC</sub> = 4.5 V to 5.5 V			0.8		0.8		
	I <sub>OH</sub> = -20 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1				
			1.65 V	1.28			1.21			
		I <sub>OH</sub> = -2.0 mA	1.8 V	1.5			1.45			
		I <sub>OH</sub> = -2.3 mA		2			2			
		I <sub>OH</sub> = -3 mA	2.3 V	2			1.93			
		I <sub>OH</sub> = -3 mA	2.5 V	2.25			2.15		.,	
/он		I <sub>OH</sub> = -3.0 mA	0.014	2.78			2.7		V	
		I <sub>OH</sub> = -5.5 mA	3.0 V	2.6			2.49			
		I <sub>OH</sub> = -5.5 mA	3.3 V	2.9			2.8			
		I <sub>OH</sub> = -4 mA	4.5.4	4.2			4.1			
		I <sub>OH</sub> = -8 mA	4.5 V	4.1			3.95			
		I <sub>OH</sub> = -8 mA	5.0 V	4.6			4.5			
		I <sub>OL</sub> = 20 μA	1.65 V to 5.5 V			0.1		0.1		
		I <sub>OL</sub> = 1.9 mA	1.65 V			0.2		0.25		
		I <sub>OH</sub> = 2.3 mA	0.014			0.1		0.15		
,		I <sub>OH</sub> = 3 mA	2.3 V			0.15		0.2		
OL.		I <sub>OL</sub> = 3 mA	0.014			0.1		0.15	V	
		I <sub>OL</sub> = 5.5 mA	3.0 V			0.2		0.252	4	
		I <sub>OL</sub> = 4 mA				0.15		0.2		
		I <sub>OL</sub> = 8 mA	4.5 V			0.3		0.35		
ı	A input	V <sub>I</sub> = 0 V or V <sub>CC</sub>	0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V			0.12		±1	μA	

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T <sub>A</sub>	= 25°C		$T_A = -40$ °C to	UNIT		
PARAMETER	TEST CONDITIONS	VCC VCC	MIN	TYP	MAX	MIN	MAX	UNII	
	TEST CONDITIONS $V_{I} = 0 \text{ V or } V_{CC},$ $I_{O} = 0; \text{ open on loading}$ One input at 0.3 V or 3.4 V, Other inputs at 0 or $V_{CC},$ $I_{O} = 0$ One input at 0.3 V or 1.1 V Other inputs at 0 or $V_{CC},$ $I_{O} = 0$ $V_{I} = V_{CC} \text{ or GND}$	5.0 V		·	1		10		
l	$V_I = 0 \text{ V or } V_{CC}$	3.3 V	MIN   TYP   MAX   MIN   MAX	10					
Icc	I <sub>O</sub> = 0; open on loading	2.5 V			1		10	μA	
		1.8 V			1	1 10 1 10 1 10 5 1.5	10		
Al	Other inputs at 0 or V <sub>CC</sub> ,	5.5 V			1.35			mA	
Δl <sub>CC</sub>	Other inputs at 0 or V <sub>CC</sub> ,	1.8 V			10		10 10 10 10 1.5 10	μА	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		2	10	2	10	pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		2.5		2.5		pF	

# **6.6 Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Parameter Measurement Information )


PARAMETER	FROM	то	FREQUENCY	V <sub>CC</sub>   C <sub>1</sub>   —	T,	<sub>A</sub> = 25°	С	T <sub>A</sub> = -6	5°C to	125°C	UNIT										
FARAMETER	(INPUT)	(OUTPUT)	(TYP)	▼CC	O <sub>L</sub>	MIN	TYP	MAX	MIN	TYP	MAX	ONIT									
			5.0	5.0 V	15 pF		4	5		4	5	ns									
		ı				DC to 50 MHz	DC to 50 MHz		30 pF		5.5	7.0		5.5	7.0	115					
				DC 10 30 WI 12	DO 10 30 WH 12			DO 10 30 WH 12	DO 10 30 WH 12	DO 10 30 WII 12	DO 10 30 WI 12	DO 10 00 WII 12	3.3 V	15 pF		4.8	5		5	5.5	ns
<b>.</b>	Any In	Y									3.3 V	30 pF		5	5.5		5.5	6.5	115		
t <sub>pd</sub>	Ally III	ı	DC 4- 25 MU-	DC to 25 MU	DC to 25 MHz	2.5 V	15 pF		6	6.5		7	7.5	no							
			DC to 25 MHZ	2.5 V	30 pF		6.5	7.5		7.5	8.5	ns									
			DC to 15 MHz	DC 4- 45 MH-	DC 4- 45 MU-	1.8 V	15 pF		10.5	11		11	12	ns							
			DC to 15 MHZ	1.0 V	30 pF		12	13		12	14	115									

# **6.7 Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT	
			1.8 V ± 0.15 V	10		
	Dower dissination consistence	f = 1 MHz and 10 MHz	2.5 V ± 0.2 V	10		
$C_{pd}$	Power dissipation capacitance	I – I MHZ and 10 MHZ	3.3 V ± 0.3 V	10	- pF	
			2.5 V ± 0.2 V	10	1	

# **6.8 Typical Characteristics**







Figure 6-2. Excellent Signal Integrity (3.3 V to 3.3 V at 3.3-V V<sub>CC</sub>)

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# **6.8 Typical Characteristics (continued)**






### 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ .


For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 7-1. Load Circuit for Push-Pull Outputs



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}.$ 

Figure 7-2. Voltage Waveforms Propagation Delays



(1) The greater between  $t_{r}$  and  $t_{f}$  is the same as  $t_{t}$ .

Figure 7-3. Voltage Waveforms, Input and Output Transition Times

Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated

## 8 Detailed Description

#### 8.1 Overview

The SN74LV1T00 contains one independent dual input NAND gate with extended voltage operation to allow for level translation. Each gate performs the Boolean function  $Y = \overline{A \bullet B}$  in positive logic. The output level is referenced to the supply voltage ( $V_{CC}$ ) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

## 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Clamp Diode Structure

As Figure 8-1 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs must be left disconnected.

#### 8.3.3 LVxT Enhanced Input Voltage

The SN74LV1T00 belongs to Tl's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5V levels to support down-translation. For proper functionality, input signals must remain at or above the specified  $V_{IH(MIN)}$  level for a HIGH input state, and at or below the specified  $V_{IL(MAX)}$  for a LOW input state. Figure 8-2 shows the typical  $V_{IH}$  and  $V_{IL}$  levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law  $(R = V \div I)$ .

Input signals must transition between valid logic states quickly, as defined by the input transition rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at a valid high or low voltage level. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a  $10k\Omega$  resistor is recommended and will typically meet all requirements.




Figure 8-2. LVxT Input Voltage Levels

## 8.3.3.1 Down Translation

Signals can be translated down using the SN74LV1T00. The voltage applied at the  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0V in the LOW state. Ensure that the input signals in the HIGH state are between  $V_{IH(MIN)}$  and 5.5V, and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in Figure 8-2.

For example, standard CMOS inputs for devices operating at 5.0V, 3.3V or 2.5V can be down-translated to match 1.8V CMOS signals when operating from 1.8V  $V_{CC}$ . See Figure 8-3.

Down Translation Combinations are as follows:

- 1.8V V<sub>CC</sub> Inputs from 2.5V, 3.3V, and 5.0V
- 2.5V V<sub>CC</sub> Inputs from 3.3V and 5.0V
- 3.3V V<sub>CC</sub> Inputs from 5.0V

#### 8.3.3.2 Up Translation

Input signals can be up translated using the SN74LV1T00. The voltage applied at  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0V in the LOW state.

The inputs have reduced thresholds that allow for input HIGH state levels, which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5V supply will have a  $V_{IH(MIN)}$  of 3.5V. For the SN74LV1T00,  $V_{IH(MIN)}$  with a 5V supply is only 2V, which would allow for up-translation from a typical 2.5V to 5V signals.

Ensure that the input signals in the HIGH state are above  $V_{IH(MIN)}$  and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in Figure 8-3.

Up Translation Combinations are as follows:

- 1.8V V<sub>CC</sub> Inputs from 1.2V
- 2.5V V<sub>CC</sub> Inputs from 1.8V
- 3.3V V<sub>CC</sub> Inputs from 1.8V and 2.5V
- 5.0V V<sub>CC</sub> Inputs from 2.5V and 3.3V




Figure 8-3. LVxT Up and Down Translation Example

#### 8.4 Device Functional Modes

Function Table lists the functional modes of the SN74LV1T00.

Table 8-1. Function Table

INPU (Lower Le	TS <sup>(1)</sup> evel Input)	OUTPUT (V <sub>CC</sub> CMOS) <sup>(2)</sup>			
Α	В	Υ			
Н	Н	L			
L	Х	Н			
X	L	Н			
	SUPPLY V <sub>CC</sub> =	3.3V			
A	В	Y			
V <sub>IH</sub> (min)	=1.35 V	V <sub>OH</sub> (min) = 2.9 V			
V <sub>IL</sub> (max	) =0.8 V	V <sub>OL</sub> (max)= 0.2 V			

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

#### 9.2 Layout

#### 9.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{\rm CC}$ , whichever makes more sense for the logic function or is more convenient.

Product Folder Links: SN74LV1T00

## 10 Device and Documentation Support

## 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (June 2022) to Revision D (March 2024)	Page
Changed Device Information to Package Information and added body size to table	1
• Updated RθJA values: DBV = 206 to 278, all values in °C/W	7
	_
Changes from Revision B (February 2014) to Revision C (June 2022)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1
Added Typical Characteristics	•
	8

## 12 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document.

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 25-Jan-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV1T00DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(NEA3, NEAJ, NEAS)	Samples
SN74LV1T00DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NEA3	Samples
SN74LV1T00DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(WA3, WAJ, WAS)	Samples
SN74LV1T00DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		WA3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

## **PACKAGE OPTION ADDENDUM**

www.ti.com 25-Jan-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV1T00:

Automotive : SN74LV1T00-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T00DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LV1T00DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LV1T00DBVRG4	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T00DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LV1T00DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LV1T00DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3




www.ti.com 26-Jan-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV1T00DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LV1T00DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T00DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T00DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T00DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T00DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated