







SN74LVC74A-Q1 SCES481D - AUGUST 2003 - REVISED MAY 2024

# SN74LVC74A-Q1 Automotive Dual Positive-Edge-Triggered D-Type Flip-Flop With **Clear and Preset**

## 1 Features


- Qualified for automotive applications
- ESD protection exceeds 2000V per MIL-STD-883, Method 3015
- Operates from 2V to 3.6V
- Inputs accept voltages to 5.5V
- Max t<sub>nd</sub> of 5.2ns at 3.3V
- Typical V<sub>OLP</sub> (output ground bounce) <0.8V at V<sub>CC</sub>  $= 3.3V, T_A = 25^{\circ}C$
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) >2V at V<sub>CC</sub>  $= 3.3V, T_A = 25^{\circ}C$

## 2 Description

The SN74LVC74A-Q1 dual positive-edge-triggered D-type flip-flop is designed for 2.7V to 3.6V  $V_{\rm CC}$ operation.

PART NUMBER	PACKAGE (1)	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE(3)
	BQA (WQFN, 14)	3mm × 2.5mm	3mm × 2.5mm
SN74LVC74A-Q1	D (SOIC, 14)	8.65mm x 6mm	8.65mm × 3.91mm
	PW (TSSOP, 14)	5mm x 6.4mm	5.00mm × 4.40mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, Each Flip-Flop (Positive Logic)



## **Table of Contents**

1 Features	1	6.2 Functional Block Diagram	8
2 Description	1	6.3 Device Functional Modes	8
3 Pin Configuration and Functions	3	7 Application and Implementation	
4 Specifications	4	7.1 Power Supply Recommendations	
4.1 Absolute Maximum Ratings		7.2 Layout	9
4.2 ESD Ratings	4	8 Device and Documentation Support	10
4.3 Recommended Operating Conditions		8.1 Documentation Support (Analog)	10
4.4 Thermal Information	4	8.2 Receiving Notification of Documentation Updates	10
4.5 Electrical Characteristics	<mark>5</mark>	8.3 Support Resources	10
4.6 Timing Requirements	<mark>5</mark>	8.4 Trademarks	
4.7 Switching Characteristics	<mark>5</mark>	8.5 Electrostatic Discharge Caution	10
4.8 Operating Characteristics		8.6 Glossary	10
5 Parameter Measurement Information		9 Revision History	
6 Detailed Description		10 Mechanical, Packaging, and Orderable	
6.1 Overview		Information	<mark>11</mark>



## 3 Pin Configuration and Functions




Figure 3-1. D or PW Package, 14-Pin SOIC or TSSOP (Top View)




Figure 3-2. BQA Package 14-Pin WQFN With Exposed Thermal Pad (Top View)

**Table 3-1. Pin Functions** 

	PIN	I/O <sup>(1)</sup>	DECORPORA
NAME	SOIC, TSSOP, VQFN	1/0(1)	DESCRIPTION
1CLK	3	I	Channel 1 clock input
1 CLR	1	I	Channel 1 clear input. Pull low to set Q output low.
1D	2	I	Channel 1 data input
1 PRE	4	I	Channel 1 preset input. Pull low to set Q output high.
1Q	5	0	Channel 1 output
1 Q	6	0	Channel 1 inverted output
2CLK	11	I	Channel 2 clock input
2 CLR	13	I	Channel 2 clear input. Pull low to set Q output low.
2D	12	I	Channel 2 data input
2 PRE	10	I	Channel 2 preset input. Pull low to set Q output high.
2Q	9	0	Channel 2 output
2 Q	8	0	Channel 2 Inverted output
GND	7	_	Ground
NC	_	_	No connect
V <sub>CC</sub>	14	_	Supply
Thermal pad		_	Connect the GND pin to the exposed thermal pad for correct operation. Connect the thermal pad to any internal PCB ground plane using multiple vias for good thermal performance.

(1) I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable



## 4 Specifications

## 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range			-0.5	6.5	V
VI	Input voltage range <sup>(1)</sup>			-0.5	6.5	V
Vo	Output voltage range <sup>(1) (2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA
Io	Continuous output current				±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA	
T <sub>stg</sub>	Storage temperature range			-65	150	°C

<sup>(1)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

## 4.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

	5 1 5 7		MIN	MAX	UNIT
V	Supply voltage	Operating	2	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		·
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	V
VI	Input voltage	·	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
I <sub>OH</sub>	riigii-level output current	V <sub>CC</sub> = 3 V		-24	IIIA
	Low lovel output ourront	V <sub>CC</sub> = 2.7 V		12	mA
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V		24	IIIA
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature	Q suffix	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 4.4 Thermal Information

			SN74LVC74A-Q1			
	THERMAL METRIC(1)	BQA (WQFN)	D (SOIC)	PW (TSSOP)	UNIT	
		14 PINS	14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102.3	127.8	113	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	96.8	81.9	50.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	70.9	84.4	63.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	16.6	39.6	6.2	°C/W	

<sup>(2)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

			SN74LVC74A-Q1			
THERMAL METRIC(1)		BQA (WQFN)	D (SOIC)	PW (TSSOP)	UNIT	
		14 PINS	14 PINS	14 PINS		
ΨЈВ	Junction-to-board characterization parameter	70.9	83.9	62.8	°C/W	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	50.1	_	_	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
	I <sub>OH</sub> = -100 μA	2.7 V to 3.6 V	V <sub>CC</sub> - 0.2		
.,	I - 12 mA	2.7 V	2.2		v
V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	3 V	2.4		v
	I <sub>OH</sub> = -24 mA	3 V	2.2		
	I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V		0.2	
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	2.7 V		0.4	V
	I <sub>OL</sub> = 24 mA	3 V		0.55	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	3.6 V		±5	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10	μΑ
$\Delta I_{CC}$	One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V		500	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		5	pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## 4.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

				V <sub>CC</sub> =	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
				MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency				83		100	MHz
t Dulas d	Pulse duration	lee duration		3.3		3.3		ns
'w	ruise duration	CLK high or low	3.3		3.3		115	
	Saturatima hafara CLKA		Data	3.4		3		no
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	2.2		2		ns	
t <sub>h</sub>	Hold time, data after CLK↑			1		1		ns

## 4.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
	(IIAF O1)	(OUTPUT)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			83		100		MHz
t <sub>pd</sub>	CLK	Q or Q		6	1	5.2	ns
	PRE or CLR	QUIQ		6.4	1	5.4	115



## 4.8 Operating Characteristics

T<sub>A</sub> = 25°C


PARAMETER		TEST	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
	FAIAMETEK	CONDITIONS	TYP	TYP	ONIT
C <sub>pd</sub>	Power dissipation capacitance per flip-flop	f = 10 MHz	47	51	pF

### **5 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_O = 50\Omega$ ,  $t_t \leq$  2.5ns.


The outputs are measured individually with one input transition per measurement.

V <sub>CC</sub>	V <sub>t</sub>	R <sub>L</sub>	CL	ΔV
1.8V ± 0.15V	V <sub>CC</sub> /2	1kΩ	30pF	0.15V
2.5V ± 0.2V	V <sub>CC</sub> /2	500Ω	30pF	0.15V
2.7V	1.5V	500Ω	50pF	0.3V
3.3V ± 0.3V	1.5V	500Ω	50pF	0.3V




(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 5-1. Load Circuit for Push-Pull Outputs



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

Figure 5-2. Voltage Waveforms Propagation Delays



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

Figure 5-3. Voltage Waveforms, Input and Output Transition Times



## **6 Detailed Description**

## 6.1 Overview

A low level at the preset ( PRE) or clear ( CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

## 6.2 Functional Block Diagram




Figure 6-1. Logic Diagram, Each Flip-Flop (Positive Logic)

#### 6.3 Device Functional Modes

#### **Function Table**

	INP	OUTI	PUTS		
PRE	CLR	CLK	D	Q	Q
L	Н	X	Х	Н	L
Н	L	Χ	X	L	Н
L	L	Χ	X	H <sup>(1)</sup>	H <sup>(1)</sup>
Н	Н	<b>↑</b>	Н	Н	L
Н	Н	<b>↑</b>	L	L	Н
Н	Н	L	X	$Q_0$	$\overline{Q}_0$

This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



## 7 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 7.1 Power Supply Recommendations

The power supply may be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  terminal must have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for devices with a single supply. If there are multiple  $V_{CC}$  terminals, then 0.01- $\mu$ F or 0.022- $\mu$ F capacitors are recommended for each power terminal. It is permissible to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

## 7.2 Layout

### 7.2.1 Layout Guidelines

Inputs must not float when using multiple bit logic devices. In many cases, functions or parts of functions of digital logic devices are unused. Some examples include situations when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Layout Diagram are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

### 7.2.2 Layout Example




Figure 7-1. Layout Diagram



## **8 Device and Documentation Support**

## 8.1 Documentation Support (Analog)

#### 8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

#### Table 8-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LVC74A-Q1	Click here	Click here	Click here	Click here	Click here	

## 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision C (August 2003) to Revision D (May 2024)

Page

- Updated RθJA values: D = 86 to 127.8, all values in °C/W ......4



## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 15-May-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVC74AQDRG4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74AQ	Samples
SN74LVC74AQPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74AQ	Samples
SN74LVC74AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74AQ	Samples
SN74LVC74AWBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

## **PACKAGE OPTION ADDENDUM**

www.ti.com 15-May-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC74A-Q1:

Catalog : SN74LVC74A

● Enhanced Product: SN74LVC74A-EP

Military: SN54LVC74A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


• Enhanced Product - Supports Defense, Aerospace and Medical Applications


• Military - QML certified for Military and Defense Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-May-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC74AQPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC74AQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC74AWBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1



www.ti.com 16-May-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC74AQPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LVC74AQPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LVC74AWBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com




PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated