


Symbol	Count	Hole Size	Plated	Hole Type	Hole Tolerance (+)	Hole Tolerance (-)	Drill Layer Pair	Routed Path Length
✕	3	160.00mil (4.064mm)	PTH	Round			Top Layer - Bottom Layer	-
■	2	127.95mil (3.250mm)	NPTH	Round			Top Layer - Bottom Layer	-
E	2	88.58mil (2.250mm)	NPTH	Round			Top Layer - Bottom Layer	-
⊗	2	66.93mil (1.700mm)	PTH	Round			Top Layer - Bottom Layer	-
▽	1	62.99mil (1.600mm)	NPTH	Round	3.94mil (0.100mm)	0.00mil (0.000mm)	Top Layer - Bottom Layer	-
B	6	51.18mil (1.300mm)	PTH	Round			Top Layer - Bottom Layer	-
▽	4	40.16mil (1.020mm)	NPTH	Round			Top Layer - Bottom Layer	-
◇	4	40.16mil (1.020mm)	PTH	Round			Top Layer - Bottom Layer	-
□	10	40.00mil (1.016mm)	PTH	Round			Top Layer - Bottom Layer	-
D	8	39.37mil (1.000mm)	PTH	Round	1.97mil (0.050mm)	1.97mil (0.050mm)	Top Layer - Bottom Layer	-
○	10	35.43mil (0.900mm)	PTH	Round			Top Layer - Bottom Layer	-
⊗	4	33.47mil (0.850mm)	PTH	Round			Top Layer - Bottom Layer	-
○	23	10.00mil (0.254mm)	PTH	Round	3.00mil (0.076mm)	3.00mil (0.076mm)	Top Layer - Bottom Layer	-
A	1055	8.00mil (0.203mm)	PTH	Round	3.00mil (0.076mm)	3.00mil (0.076mm)	Top Layer - Bottom Layer	-
★	39	7.87mil (0.200mm)	PTH	Round			Top Layer - Bottom Layer	-
☆	4	23.62mil (0.600mm)	PTH	Slot			Top Layer - Bottom Layer	27.56mil (0.700mm)
⊙	4	39.37mil (1.000mm)	PTH	Rectangle			Top Layer - Bottom Layer	(Mixed)
1181 Total								

Slot definitions : Routed Path Length = Calculated from tool start centre position to tool end centre position.
Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout

2 IMPEDANCE SPECIFICATIONS

SL#	TYPE	LAYER	TRACEWIDTH(Mils)	SPACING(Mils)	IMPEDANCE(Ohms)	REF LAYER
01	MICROSTRIP	L1	10.6	---	50	L02
02	EDGE COUPLED MICROSTRIP	L1	6	4	90	L02
03	EDGE COUPLED MICROSTRIP	L1	5	5	100	L02
04	UNCOATED COPLANAR	L1	8.4	3.94	50	L02
05	EDGE COUPLED STRIPLINE	L3	4.7	7.3	100	L02/L04
06	STRIPLINE	L3, L6	5.5	---	50	L02/L04,L05,L07
07	MICROSTRIP	L8	8.3	---	50	L07
08	EDGE COUPLED MICROSTRIP	L8	5	5.5	90	L07
09	EDGE COUPLED MICROSTRIP	L8	4	6	100	L07
10	EDGE COUPLED MICROSTRIP	L8	4	14	120	L07




THIS IS AN IMPEDANCE CONTROLLED BOARD.
NOTE :
EXTERNAL LAYER CU THICKNESSES ARE FINISHED THICKNESS AFTER PLATING.

2 LAYER STACKUP

Layer Name	Material	Thickness	Constant	Board Layer Pair
1 Top Overlay	Solder Resist	0.00mil	3.5	
2 Top Layer	Copper	0.00mil	3.5	
3 Dielectric 1	FR-4	0.00mil	3	
4 Prepreg	Copper	0.00mil	3	
5 Dielectric 2	FR-4 High Tg	0.00mil	5.04	
6 Prepreg	Copper	0.00mil	5.04	
7 Dielectric 3	FR-4 High Tg	0.00mil	5.04	
8 Prepreg	Copper	0.00mil	5.04	
9 Dielectric 4	FR-4 High Tg	0.00mil	5.04	
10 Prepreg	Copper	0.00mil	5.04	
11 Dielectric 5	FR-4 High Tg	0.00mil	5.04	
12 Prepreg	Copper	0.00mil	5.04	
13 Dielectric 6	FR-4 High Tg	0.00mil	5.04	
14 Prepreg	Copper	0.00mil	5.04	
15 Dielectric 7	FR-4 High Tg	0.00mil	5.04	
16 Prepreg	Copper	0.00mil	5.04	
17 Bottom Layer	Copper	0.00mil	3.5	
18 Bottom Overlay	Solder Resist	0.00mil	3.5	

NOTES : UNLESS OTHERWISE SPECIFIED.

- FABRICATE PER IPC-6012A CLASS 2.
- FOR IMPEDANCE DETAILS REFER STACKUP & IMPEDANCE TABLE.
- PRINTED WIRING BOARD SHALL COMPLY WITH REQUIREMENTS OF ANSI/J-STD-003.
- SURFACE FINISH: IMMERSION SILVER
- SOLDERMASK ON BOTH SIDES OF THE BOARD SHALL BE LPI, COLOR RED.
- NON-CONDUCTIVE EPOXY INK.
- THIS PRINTED WIRING BOARD IS DESIGNED WITH A MINIMUM CONDUCTOR WIDTH AND SPACING OF 4 MIL & 3.7 MILS.
- ALL VIAS ARE TENTED ON BOTH SIDES UNLESS SOLDERMASK OPENED IN GERBER.
- ALL VIAS SHOULD BE FILLED WITH NON CONDUCTIVE EPOXY AND SURFACE SHOULD BE FLAT.
- VENDOR SHOULD FOLLOW ROHS COMPLIANT PROCESS AND Pb FREE FOR MANUFACTURING
- MANUFACTURER'S IDENTIFICATION, DATE/CODE LETTER SHALL BE SILKSCREENED ON SOLDER SIDE OF THE BOARD.
- TRACE WIDTH SHOULD BE ACCURATELY ETCHED. MAX TOLERANCE +/- 1 MIL
- BOARD DIMENSIONS ARE IN MM.
- BOW AND TWIST SHALL NOT EXCEED 0.7% OF LONGEST SIDE
- TEAR DROPS SHALL BE ADDED ON INTERNAL AND EXTERNAL LAYER FOR ALL THE VIAS AND THROUGH HOLE PADS.
- PCB Material must meet or exceed UL94V-0 requirements.
PCB must bear the UL94V-0 registered material ID number.
- LAYER TO LAYER REGISTRATION SHALL BE WITHIN +/- 2 MIL
- ON BOTTOM LAYER SOLDER MASK SHOULD BE OPENED IN THE INDICATED AREA.
- 5.0MIL VIA ONLY ON PAD SHOULD BE FILLED WITH CONDUCTIVE COPPER AND SURFACE SHOULD BE FLAT. FLATNESS TOLERANCE FOR VIA ON PADS: +0.000 -/- 0.001 INCHES ON TOP SIDE.



DESIGN INFORMATION	
MIN. TRACK WIDTH:	4 MIL
MIN. CLEARANCE:	3.2 MIL
MIN. VIA PAD SIZE:	13.22MIL
MINIMUM ANNUAL RING	0.1mm (3.9MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/-	2 MIL HOLES +/- 3 MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/-	3 MIL
MATERIAL:	
<input type="checkbox"/> FR-408	<input type="checkbox"/> FR-4 High Tg
<input checked="" type="checkbox"/> OTHER	REFER STACKUP
THICKNESS:	<input type="checkbox"/> 64 MIL (1.63mm) +/- 10% <input checked="" type="checkbox"/> OTHER 56.57MIL +/- 10%
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
DRILLING:	
REFERENCE:	<input checked="" type="checkbox"/> AS SHOWN <input type="checkbox"/> NC, DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER
BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER
SOLDER RESIST COLOR:	<input type="checkbox"/> GREEN <input checked="" type="checkbox"/> OTHER RED
	<input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS
SURFACE FINISH:	
<input type="checkbox"/> IMM. TN/SILVER OR EQUIV	<input checked="" type="checkbox"/> OTHER REFER NOTE 4
ARRAY/PANEL:	<input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE
	<input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS ->	<input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3
	<input checked="" type="checkbox"/> R&H <input type="checkbox"/> OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94V-0 REQUIREMENTS. PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION:	<input type="checkbox"/> YES
BARE BOARD ELEC. TEST:	<input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER
<input checked="" type="checkbox"/> 8 & 10 MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE.	
<input checked="" type="checkbox"/> XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
<input checked="" type="checkbox"/> BOARD IMPEDANCE SHALL BE FOLLOWED AS PER THE IMPEDANCE SPECIFICATION TABLE.	
<input type="checkbox"/>	



PROJECT TITLE
x4R2944EUM

DESIGNED FOR
Public Release

FILE NAME
PROC1130_BRD_PcbDoc

ENGINEER:
Adrian Ozer

LAYOUT BY:
Mistral

SCALE: 0.66

ALUM DESIGN VERSION:
18.1.9.240

ALL ARTWORK VIEWED FROM TOP SIDE

BOARD #: PROC113

REV: D

SUN REV: Not In VersionControl

LAYER NAME = Drill Drawing M10 Fab Notes

TID #: N/A

PLOT NAME = Fabrication Drawing

GENERATED : 1/19/2023 11:58:07 AM

TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.