SN74LVCE161284 Status: ACTIVE

19-Bit IEEE 1284 Translation Transceiver with Error-Free Power Up

Alert me about changes<br/>to this product

Alert me about changes
to this product

Datasheet

SN74LVCE161284 (PDF 369 KB) 945 views
19 Jan 2004

	SN74LVCE161284
Vcc range(V)	3 to 3.6
Technology Family	LVC
	Samples
	Inventory

Product Information

Features

Auto-Power-Up Feature Prevents Printer Errors When Printer Is Turned On, But No Valid Signal Is at A9–A13 Pins
1.4-k Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
Designed for the IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
Flow-Through Architecture Optimizes PCB Layout
Ioff and Power-Up 3-State Support Hot Insertion
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection
- ±4 kV - Human-Body Model
- ±8 kV - IEC 61000-4-2, Contact Discharge (Connector Pins)
- ±15 kV - IEC 61000-4-2, Air-Gap Discharge (Connector Pins)
- ±15 kV - Human-Body Model (Connector Pins)

Description

The SN74LVCE161284 is designed for 3-V to 3.6-V V_CC operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control input (DIR) is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side, and four receivers. The SN74LVCE161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-k integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_CC CABLE. If V_CC CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. V_CC is designed for 3-V to 3.6-V operation. V_CC CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when V_CC CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer-system errors caused by deasserting the BUSY signal in the cable at power on.

Pricing / Packaging / CAD Design Tools / Samples

			Price	Packaging			CAD Design Tools	Samples
Device	Status	Temp (^oC)	Price \| Quantity	Package \| Pins	Top Side Marking	Package QTY \| Package Carrier	Footprints	Samples
74LVCE161284DGGRE4	ACTIVE	0 to 70	2.00 \| 1ku	TSSOP (DGG) \| 48	View	2000 \| LARGE T&R
74LVCE161284DGGRG4	ACTIVE	0 to 70	2.00 \| 1ku	TSSOP (DGG) \| 48	View	2000 \| LARGE T&R
74LVCE161284DLG4	ACTIVE	0 to 70	2.20 \| 1ku	SSOP (DL) \| 48	View	25 \| TUBE	Purchase Samples
74LVCE161284DLRG4	ACTIVE	0 to 70	2.00 \| 1ku	SSOP (DL) \| 48	View	1000 \| LARGE T&R
74LVCE161284VRE4	ACTIVE	0 to 70	2.00 \| 1ku	TVSOP (DGV) \| 48	View	2000 \| LARGE T&R
74LVCE161284VRG4	ACTIVE	0 to 70	2.00 \| 1ku	TVSOP (DGV) \| 48	View	2000 \| LARGE T&R
SN74LVCE161284DGGR	ACTIVE	0 to 70	2.00 \| 1ku	TSSOP (DGG) \| 48	View	2000 \| LARGE T&R
SN74LVCE161284DL	ACTIVE	0 to 70	2.20 \| 1ku	SSOP (DL) \| 48	View	25 \| TUBE	Purchase Samples
SN74LVCE161284DLR	ACTIVE	0 to 70	2.00 \| 1ku	SSOP (DL) \| 48	View	1000 \| LARGE T&R
SN74LVCE161284VR	ACTIVE	0 to 70	2.00 \| 1ku	TVSOP (DGV) \| 48	View	2000 \| LARGE T&R

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

	TI Inventory Status	Reported Distributor Inventory
74LVCE161284DGGRE4	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	13 Weeks	Americas	DigiKey	Available
74LVCE161284DGGRG4	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	13 Weeks	Americas	DigiKey	Available
74LVCE161284DLG4	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	9 Weeks	Americas	DigiKey	Available
74LVCE161284DLRG4	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	7 Weeks	Americas	DigiKey	Available
74LVCE161284VRE4	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	7 Weeks	Americas	DigiKey	Available
74LVCE161284VRG4	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	7 Weeks	Americas	DigiKey	Available
SN74LVCE161284DGGR	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	13 Weeks	Americas	Arrow	>1k
			DigiKey	>1k
			Mouser Electronics	>1k
			Rochester Electronics	>1k
		Europe	Farnell	75
SN74LVCE161284DL	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	9 Weeks	Americas	DigiKey	Available
	9 Weeks	Americas	Rochester Electronics	>1k
SN74LVCE161284DLR	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	7 Weeks	Americas	Arrow	>1k
			DigiKey	652
			Rochester Electronics	1k
SN74LVCE161284VR	As of 9:45 AM GMT, 03 Jul 2009	As of 9:45 AM GMT, 03 Jul 2009
	Lead Time	Region	Company	In Stock	Purchase
	7 Weeks	Americas	Arrow	>1k
	7 Weeks	Americas	DigiKey	>1k
View all Distributors

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

	Product Content				DPPM / MTBF / FIT Rate
Device	Eco Plan*	Lead / Ball Finish	MSL Rating / Peak Reflow	Details	Details
74LVCE161284DGGRE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
74LVCE161284DGGRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
74LVCE161284DLG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
74LVCE161284DLRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
74LVCE161284VRE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
74LVCE161284VRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
SN74LVCE161284DGGR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
SN74LVCE161284DL	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
SN74LVCE161284DLR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View
SN74LVCE161284VR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for SN74LVCE161284

Datasheet

SN74LVCE161284 (PDF 369 KB) 945 views
19 Jan 2004

Application Notes

Input and Output Characteristics of Digital Integrated Circuits (HTM 9 KB) 7477 views
01 Oct 1996 Read Abstract
Live Insertion (HTM 8 KB) 2136 views
01 Oct 1996 Read Abstract
Selecting the Right Texas Instruments Signal Switch (HTM 8 KB) 5040 views
07 Sep 2001 Read Abstract
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (HTM 9 KB) 1059 views
10 May 2002 Read Abstract
TI IBIS File Creation, Validation, and Distribution Processes (HTM 9 KB) 3402 views
29 Aug 2002 Read Abstract
Use of the CMOS Unbuffered Inverter in Oscillator Circuits (HTM 8 KB) 3366 views
06 Nov 2003 Read Abstract
Shelf-Life Evaluation of Lead-Free Component Finishes (HTM 8 KB) 25031 views
24 May 2004 Read Abstract
Selecting the Right Level Translation Solution (Rev. A) (HTM 8 KB) 14365 views
22 Jun 2004 Read Abstract
Understanding and Interpreting Standard-Logic Data Sheets (Rev. B) (HTM 8 KB) 18600 views
28 May 2003 Read Abstract
Texas Instruments Little Logic Application Report (HTM 8 KB) 1886 views
01 Nov 2002 Read Abstract
16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) (HTM 8 KB) 1034 views
22 May 2002 Read Abstract
Implications of Slow or Floating CMOS Inputs (Rev. C) (HTM 8 KB) 6311 views
01 Feb 1998 Read Abstract
Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices (HTM 9 KB) 560 views
01 Dec 1997 Read Abstract
Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (HTM 8 KB) 2176 views
01 Aug 1997 Read Abstract
CMOS Power Consumption and CPD Calculation (Rev. B) (HTM 9 KB) 2770 views
01 Jun 1997 Read Abstract
LVC Characterization Information (HTM 8 KB) 2145 views
01 Dec 1996 Read Abstract
Understanding Advanced Bus-Interface Products Design Guide (PDF 253 KB) 3569 views
01 May 1996

View Application Notes for IEEE-1284 (Parallel Port Interface)

User Guides

LOGIC Pocket Data Book (Rev. B) (PDF 6001 KB) 42899 views
16 Jan 2007
Signal Switch Data Book (Rev. A) (PDF 18396 KB) 8509 views
14 Nov 2003
LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B) (PDF 13291 KB) 6127 views
18 Dec 2002

Selection Guides

Logic Selection Guide 2007 (Rev. Z) (PDF 2862 KB) 70950 views
24 Apr 2007

Solution Guides

Communications Infrastructure Solutions Guide 1Q2008 (Rev. G) (PDF 1726 KB) 35069 views
11 Feb 2008

Simulation Models

HSpice Model
- HSPICE MODEL OF SN74LVCE161284 (ZIP 234 KB) 182 views
  07 Oct 2005

More Literature

Logic Cross-Reference (Rev. A) (PDF 2938 KB) 13555 views
07 Oct 2003
Dual-Supply Level Translation Product Clip (Rev. B) (PDF 328 KB) 2167 views
10 Apr 2006
SN74LVC1G97 and SN74LVC1G98 Product Clip (Rev. A) (PDF 253 KB) 1432 views
13 Jul 2004
Design Summary for WCSP Little Logic (Rev. B) (PDF 295 KB) 1526 views
04 Nov 2004
Military Low Voltage Solutions (PDF 103 KB) 692 views
04 Apr 2001
SN74LVC1G3157 and SNS74LVC2G53 SPDT Analog Switches (PDF 65 KB) 1818 views
12 Jun 2003
LVCE161284 Application Clip (PDF 219 KB) 1204 views
05 Feb 2004
Standard Linear & Logic for PCs, Servers & Motherboards (PDF 3997 KB) 1082 views
13 Jun 2002
STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS (PDF 5872 KB) 435 views
27 Mar 2002
Low-Voltage Logic (LVC) Designer's Guide (HTM 8 KB) 2658 views
01 Sep 1996 Read Abstract

Support and Community

Customer Tags

No Tags are Available for this Part Number

SN74LVCE161284 Status: ACTIVE

19-Bit IEEE 1284 Translation Transceiver with Error-Free Power Up

Most Popular Links

Datasheet

Product Information

Features

Description

Pricing / Packaging / CAD Design Tools / Samples

Inventory

Quality & Lead (Pb)-Free Data

Technical Documents

Datasheet

Application Notes

User Guides

Selection Guides

Solution Guides

Simulation Models

More Literature

Support and Community

Customer Tags

Other Support